Skip to main content
SpringerLink
Log in

Design and Implementation of Priority Queuing Mechanism on FPGA Using Concurrent Periodic EFSMs and Parametric Model Checking

  • Conference paper
  • First Online:
Book cover Field Programmable Logic and Application (FPL 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2778))

Included in the following conference series:

  • 2080 Accesses

Abstract

In this paper, we propose a design and implementation method for priority queuing mechanisms on FPGAs. First, we describe behavior of WFQ (weighted fair queuing) with several parameters in a model called concurrent periodic EFSMs. Then, we derive a parameter condition for the concurrent EFSMs to execute their transitions without deadlocks in the specified time period repeatedly under the specified temporal constraints, using parametric model checking technique. From the derived parameter condition, we can decide adequate parameter values satisfying the condition, considering total costs of components. Based on the proposed method, high-reliable and high-performance WFQ circuits for gigabit networks can be synthesized on FPGAs.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Henzinger, T.A., Ho, P.-H., Wong-Toi, H.: HYTECH: A Model Checker for Hybrid Systems. International Journal on Software Tools for Technology Transfer 1(1-1), 110–122 (1997)

    Article  Google Scholar 

  2. I.S.O.: Information Processing System, Open Systems Interconnection LOTOS. ISO 8807 (1989)

    Google Scholar 

  3. Katagiri, H., Kirimura, M., Yasumoto, K., Higashino, T., Taniguchi, K.: Hardware Implementation of Concurrent Periodic EFSMs. In: Proc. of Joint Intl. Conf. on 13th Formal Description Techniques and 20th Protocol Specification, Testing, and Verification (FORTE/PSTV2000), pp. 285–300 (2000)

    Google Scholar 

  4. Nakata, A., Higashino, T.: Deriving Parameter Conditions for Periodic Timed Automata Satisfying Real-Time Temporal Logic Formulas. In: Proc. of 21st IFIP Int’l Conf. on Formal Techniques for Networked and Distributed Systems (FORTE2001), pp. 151–166 (2001)

    Google Scholar 

  5. Parekh, A., Gallager, B.: A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks—The Single Node Case —. IEEE/ACM Trans. on Networking 1(3), 344–357 (1993)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Graduate School of Information Science and Technology, Osaka University, Japan

    Tomoya Kitani, Yoshifumi Takamoto, Akio Nakata & Teruo Higashino

  2. Dept. of Tourism, Osaka Seikei University, Japan

    Isao Naka

  3. Nara Institute of Science and Technology, Graduate School of Information Science, Japan

    Keiichi Yasumoto

Authors
  1. Tomoya Kitani
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yoshifumi Takamoto
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Isao Naka
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Keiichi Yasumoto
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Akio Nakata
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Teruo Higashino
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electrical and Electronic Engineering, Imperial College London, Exhibition Road, SW7 2BT, London, UK

    Peter Y. K. Cheung

  2. Department of Electrical & Electronic Engineering, Imperial College London, Exhibition Road, SW7 2BT, London, UK

    George A. Constantinides

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kitani, T., Takamoto, Y., Naka, I., Yasumoto, K., Nakata, A., Higashino, T. (2003). Design and Implementation of Priority Queuing Mechanism on FPGA Using Concurrent Periodic EFSMs and Parametric Model Checking. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_140

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-45234-8_140

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40822-2

  • Online ISBN: 978-3-540-45234-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation