Skip to main content
SpringerLink
Log in

Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms

  • Conference paper
  • First Online:
Field Programmable Logic and Application (FPL 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2778))

Included in the following conference series:

  • 2073 Accesses

Abstract

This paper introduces the ReSArT ( Reconfigurable Scalable Architecture Template). Based on a suitable design space model, ReSArT is parametrizable, scalable, and able to support all levels of parallelism. To derive architecture instances from the template, a design environment called DEfInE ( Design Environment for ReSArT Instance G eneration) is used, which integrates some existing academic and industrial tools with ReSArT-specific components, developed as a part of this work. Different architecture instances were tested with a set of 10 benchmark applications as a proof of concept, achieving a maximum degree of parallelism of 30 and an average degree of parallelism of nearly 20 16-bit operations per cycle.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Hartenstein, R.W., Hirschbiel, A., Weber, M.: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware. In: Int. Conf. memorizing the 30th Ann. of Computer Society Japan, Tokyo (1990)

    Google Scholar 

  2. Gokhale, M.B., Holmes, W., et al.: Building and Using a Highly Parallel Programmable Logic Array. IEEE Computer 24(1), 81–89 (1991)

    Article  Google Scholar 

  3. Sawitzki, S., Spallek, R.G.: A Concept for an Evaluation Framework for Reconfigurable Systems. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 475–480. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  4. Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Boston (1999)

    Book  Google Scholar 

  5. Sentovich, E., Singh, K.J., et al.: SIS: A System for Sequential Circuit Synthesis. Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Memorandum UCB/ERL M92/41 (1992)

    Google Scholar 

  6. Olay III, R.T.: Xilinx XtremeDSP Initiative Meets the Demand for Extreme Performance and Flexibility, Xcell 40, 30–33 (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Philips Research Laboratories, Prof. Holstlaan 4, 5656AA, Eindhoven, The Netherlands

    Sergei Sawitzki

  2. Institute of Computer Engineering, Department of Computer Science, Dresden University of Technology, 01062, Dresden, Germany

    Rainer G. Spallek

Authors
  1. Sergei Sawitzki
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rainer G. Spallek
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electrical and Electronic Engineering, Imperial College London, Exhibition Road, SW7 2BT, London, UK

    Peter Y. K. Cheung

  2. Department of Electrical & Electronic Engineering, Imperial College London, Exhibition Road, SW7 2BT, London, UK

    George A. Constantinides

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sawitzki, S., Spallek, R.G. (2003). Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_134

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-45234-8_134

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40822-2

  • Online ISBN: 978-3-540-45234-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation