Abstract
This paper presents the circuit performance of an optimized TFET device whose performance is not only better than most of the TFET devices reported in current literature, but exceeds the performance of state-of-the-art industry-standard 45 nm CMOS technology. Novel TFET structures have been proposed whose ON current (\( I_{\text{on}} \)) matches with that of the MOSFETs, while maintaining the OFF current (\( I_{\text{off}} \)) at least 3 orders of magnitude lower than the MOSFETs with the same width and at the same technology node. The key performance metrics of the optimised TFET-based circuits have been benchmarked with similar CMOS-based standard digital circuits like the simple inverter, 2 input NAND gate, 2 input NOR gate, 2 input XOR gate, 6 transistor SRAM and 3 stage inverter chain. The overall improvement in Power Delay Product (PDP) of the TFET-based circuits has been demonstrated to be more than 97% lesser than the corresponding CMOS circuits.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M.R. Salehi, E. Abiri, S.E. Hosseini, B. Dorostkar, Design of tunneling field-effect transistor (TFET) with AlxGa1−xAs/InxGa1−xAs hetero-junction, in 2013 21st Iranian Conference on Electrical Engineering (ICEE) (2013), pp. 1–3
W. Wang et al., Design of U-shape channel tunnel FETs with SiGe source regions. IEEE Trans. Electron Devices 61(1), 193–197 (2014)
R. Vishnoi, M.J. Kumar, An accurate compact analytical model for the drain current of a TFET from subthreshold to strong inversion. IEEE Trans. Electron Devices 62(2), 478–484 (2015)
P. Pandey, R. Vishnoi, M.J. Kumar, Drain current model for SOI TFET considering source and drain side tunneling, in 2014 IEEE 2nd International Conference on Emerging Electronics (ICEE) (2014), pp. 1–5
E. Baravelli, E. Gnani, A. Gnudi, S. Reggiani, G. Baccarani, TFET Inverters with n-/p-devices on the same technology platform for low-voltage/low-power applications. IEEE Trans. Electron Devices 61(2), 473–478 (2014)
C. Schulte-Braucks et al., Fabrication, characterization, & analysis of Ge/GeSn heterojunction p-type tunnel transistors. IEEE Trans. Electron Devices 64(10), 4354–4362 (2017)
H. Ilatikhameneh, Y. Tan, B. Novakovic, G. Klimeck, R. Rahman, J. Appenzeller, Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials. IEEE J. Explor. Solid-State Comput. Devices Circuits 1, 12–18 (2015)
S. Kumar et al., 2-D analytical modeling of the electrical characteristics of dual-material double-gate TFETs with a SiO2/HfO2 stacked gate-oxide structure. IEEE Trans. Electron Devices 64(3), 960–968 (2017)
M.G. Ajay, R. Narang, M. Saxena, Analysis of cylindrical gate junctionless tunnel field effect transistor (CG-JL-TFET), in 2015 Annual IEEE India Conference (2015), pp. 1–5
S. Saurabh, M. Jagadesh Kumar, Fundamentals of Tunnel Field-Effect Transistors. CRC Press
Basic TCAD Sentaurus [Online]. Available: https://www.synopsys.com/support/training/dfm/basic-training-on-tcad-sentaurus-tools.html
H. Liu, V. Saripalli, V. Narayanan, S. Datta, III–V tunnel FET model [Online]. Available: http://dx.doi.org/10.4231/D30Z70X8D
J. Wang, N. Xu, W. Choi, K.-H. Lee, Y. Park, A generic approach for capturing process variations in lookup-table-based FET models, in 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (2015), pp. 309–312
M. Fahad, Z. Zhao, A. Srivastava, L. Peng, Modeling of graphene nanoribbon tunnel field effect transistor in Verilog-A for digital circuit design, in 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS) (2016), pp. 1–5
EDA Tools & IP for System Design Enablement Cadence [Online]. Available: https://www.cadence.com/content/cadence-www/global/en_US/home.html
J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits. 3rd edn. Prentice-Hall, Inc
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Vidhyadharan, S., Ramakant, Akhilesh, G., Gupta, V., Ravi, A., Dan, S.S. (2019). Part II: Benchmarking the Performance of Optimized TFET-Based Circuits with the Standard 45 nm CMOS Technology Using Device & Circuit Co-simulation Methodology. In: Sharma, R., Rawal, D. (eds) The Physics of Semiconductor Devices. IWPSD 2017. Springer Proceedings in Physics, vol 215. Springer, Cham. https://doi.org/10.1007/978-3-319-97604-4_96
Download citation
DOI: https://doi.org/10.1007/978-3-319-97604-4_96
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-97603-7
Online ISBN: 978-3-319-97604-4
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)