Abstract
NoC (Network-on-Chip) is a technology is expected for resolve the problem of short imminence of buses. This technology approach is to design the information exchange between the subsystem of IP cores. The usage of common buses, which have the problem that they cannot scale in concern fixed and also the number of resources grows. NoC is proposed for resolving this short coming and especially implementing for switches/micro routers and resources in network strategy. The 3 Dimensional - NoC design paradigm is anticipated for ASIC design. The significant main impetus at the back move to 3D-NoC based arrangements is the deficiency of VLSI between chip correspondence plan strategy for the profound sub-micron chip producing innovation. Planning a proficient Network-on-Chip (NoC) engineering, while fulfilling the application execution imperatives is an intricate procedure. The outline issues traverse a few deliberation levels, going from abnormal state application displaying to physical design level execution. Probably the most critical stages in outlining the 3D-NoC include: Analyzing and portraying application activity. Combining the NoC topology for the application. Mapping and official of the centers with the NoC parts. Discovering ways for the activity streams and holding assets over the NoC. Picking 3D-NoC design parameters, for example, the information width of the connections, cradle sizes and recurrence of operation. Checking the outlined NoC for accuracy and execution.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Roy, S., Kumar, R., Prvulovic, M.: Improving system performance with compressed memory. In: Proceedings of 15th International Parallel Distributed Processing Symposium, pp. 630–636 (2001)
Nallathambi, G., Rajaram, S.: A particle swarm optimization approach for low power very large scale integration routing. J. Math. Stat. 10, 58 (2014)
Murugappa, P., Al-Khayat, R., Baghdadi, A., Jezequel, M.: A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (TECE), pp. 1–6 (2011)
Jacob, P.: Predicting the performance of a 3D processor-memory stack. IEEE Des. Test Comput. 22(6), 540–547 (2005)
Kao, Y.H., Chao, C.J.: 5th Conference of IEEE/ACM International Symposium on Networks on Chip, vol. 81 (2011)
Viswanathan, N., Paramasivam, K., Somasundaram, K.: Exploring optimal topology and routing algorithm for 3D network on chip. Am. J. Appl. Sci. 9, 300–308 (2012)
Zhang, W., Hou, L., Wang, J., Geng, S., Wu, W.: Comparison research between XY and odd-even routing algorithm of a 2-dimension 3X3 mesh topology network-on-chip. In: WRI Global Congress on Intelligent Systems, GCIS 2009, vol. 3, pp. 329–333 (2009). https://doi.org/10.1109/GCIS.2009.110
Topol, A.W.: Three-dimensional integrated circuits. IBM J. Res. Dev. 50(4/5), 491–506 (2006)
Seo, D.: Near-optimal worst-case throughput routing for two-dimensional mesh networks. In: International Symposium on Computer Architecture, pp. 278–287 (2004)
Ashok Kumar, N., Nagarajan, P., Vithyalakshmi, N., Venkataramana, P.: Quad-rail sense-amplifier based NoC router design. In: Hemanth, J., et al. (eds.) ICICI 2018, LNDECT 26, pp. 1449–1454. Springer (2019)
Ashokkumar, N., Kavitha, A.: A novel 3D NoC scheme for high throughput unicast and multicast routing protocols. Tech. Gazettee 23(1), 215–219 (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
AshokKumar, N., Nagarajan, P., Selvaperumal, S., Venkatramana, P. (2020). Design Challenges for 3 Dimensional Network-on-Chip (NoC). In: Karrupusamy, P., Chen, J., Shi, Y. (eds) Sustainable Communication Networks and Application. ICSCN 2019. Lecture Notes on Data Engineering and Communications Technologies, vol 39. Springer, Cham. https://doi.org/10.1007/978-3-030-34515-0_82
Download citation
DOI: https://doi.org/10.1007/978-3-030-34515-0_82
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-34514-3
Online ISBN: 978-3-030-34515-0
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)