Abstract
Many streaming applications composed of multiple tasks self-adapt their tasks’ execution at runtime as response to the processed data. This type of application promises a better solution to context switches at the cost of a non-deterministic task scheduling. Partial reconfiguration is a unique feature of FPGAs that not only offers a higher resource reuse but also performance improvements when properly applied. In this paper, a probabilistic approach is used to estimate the acceleration of streaming applications with unknown task schedule thanks to the application of partial reconfiguration. This novel approach provides insights in the feasible acceleration when partially reconfiguring regions of the FPGA are partially reconfigured in order to exploit the available resources by processing multiple tasks in parallel. Moreover, the impact of how different strategies or heuristics affect to the final performance is included in this analysis. As a result, not only an estimation of the achievable acceleration is obtained, but also a guide at the design stage when searching for the highest performance.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Cordone, R., et al.: Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 28, 662–675 (2009)
da Silva, B., et al.: Runtime reconfigurable beamforming architecture for real-time sound-source localization. In: 26th International Conference on Field Programmable Logic and Applications (FPL). IEEE (2016)
da Silva, B., et al.: A partial reconfiguration based microphone array network emulator. In: 27th International Conference on Field Programmable Logic and Applications (FPL). IEEE (2017)
da Silva, B., et al.: Exploiting Partial Reconfiguration through PCIe for a Microphone Array Network Emulator. Int. J. Reconfigurable Comput. 2018, 16 p. (2018). Article no. 3214679. https://www.hindawi.com/journals/ijrc/2018/3214679/abs/
da Silva, B., et al.: A multimode SoC FPGA-based acoustic camera for wireless sensor networks. In: 13th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). IEEE (2018)
El-Araby, E., et al.: Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing. In: Proceedings of the 1st International Workshop on High-Performance Reconfigurable Computing Technology and Applications: Held in Conjunction with SC07. ACM (2007)
El-Araby, E., et al.: Exploiting partial runtime reconfiguration for high-performance reconfigurable computing. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 1, 21 (2009)
Gordon, M.I., et al.: Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. ACM SIGARCH Comput. Archit. News 34, 151–162 (2006)
Jimenez, M.I., et al.: Design of task scheduling process for a multifunction radar. Sonar & Navigation, IET Radar (2012)
Papadimitriou, K., et al.: Performance of partial reconfiguration in FPGA systems: a survey and a cost model. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 4, 36 (2011)
Malazgirt, G.A., et al.: High level synthesis based hardware accelerator design for processing SQL queries. In: Proceedings of the 12th FPGAworld Conference. ACM (2015)
Sabatini, S., et al.: Multifunction Array Radar-System Design and Analysis (Book). Artech House, Norwood (1994)
Wildermann, S., Oetken, A., Teich, J., Salcic, Z.: Self-organizing computer vision for robust object tracking in smart cameras. In: Xie, B., Branke, J., Sadjadi, S.M., Zhang, D., Zhou, X. (eds.) ATC 2010. LNCS, vol. 6407, pp. 1–16. Springer, Heidelberg (2010). https://doi.org/10.1007/978-3-642-16576-4_1
Wildermann, S., et al.: Placing multimode streaming applications on dynamically partially reconfigurable architectures. Int. J. Reconfigurable Comput. 2012, 12 p. (2012). Article no. 608312. https://www.hindawi.com/journals/ijrc/2012/608312/abs/
Wildermann, S., et al.: Symbolic system-level design methodology for multi-mode reconfigurable systems. Des. Autom. Embedded Syst. 17, 343–375 (2013)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
da Silva, B., Braeken, A., Touhafi, A. (2019). Probabilistic Performance Modelling when Using Partial Reconfiguration to Accelerate Streaming Applications with Non-deterministic Task Scheduling. In: Hochberger, C., Nelson, B., Koch, A., Woods, R., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2019. Lecture Notes in Computer Science(), vol 11444. Springer, Cham. https://doi.org/10.1007/978-3-030-17227-5_7
Download citation
DOI: https://doi.org/10.1007/978-3-030-17227-5_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-17226-8
Online ISBN: 978-3-030-17227-5
eBook Packages: Computer ScienceComputer Science (R0)