Abstract
In this chapter, we will look at modeling sequential logic using the more sophisticated behavioral modeling techniques presented in Chap. 8. We will begin by looking at modeling sequential storage devices. Next, we will look at the behavioral modeling of finite-state machines. Finally, we will look at register transfer level, or RTL modeling. The goal of this chapter is to provide an understanding of how hardware description languages can be used to create behavioral models of synchronous digital systems.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this chapter
Cite this chapter
LaMeres, B.J. (2019). Behavioral Modeling of Sequential Logic. In: Introduction to Logic Circuits & Logic Design with Verilog. Springer, Cham. https://doi.org/10.1007/978-3-030-13605-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-030-13605-5_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-13604-8
Online ISBN: 978-3-030-13605-5
eBook Packages: EngineeringEngineering (R0)