Skip to main content

Behavioral Modeling of Sequential Logic

  • Chapter
  • First Online:
  • 122k Accesses

Abstract

In this chapter, we will look at modeling sequential logic using the more sophisticated behavioral modeling techniques presented in Chap. 8. We will begin by looking at modeling sequential storage devices. Next, we will look at the behavioral modeling of finite-state machines. Finally, we will look at register transfer level, or RTL modeling. The goal of this chapter is to provide an understanding of how hardware description languages can be used to create behavioral models of synchronous digital systems.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

LaMeres, B.J. (2019). Behavioral Modeling of Sequential Logic. In: Introduction to Logic Circuits & Logic Design with Verilog. Springer, Cham. https://doi.org/10.1007/978-3-030-13605-5_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-13605-5_9

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-13604-8

  • Online ISBN: 978-3-030-13605-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics