Skip to main content

Hardware-Efficient Algorithm for 3D Spatial Rotation

  • Conference paper
  • First Online:
Advances in Soft and Hard Computing (ACS 2018)

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 889))

Included in the following conference series:

  • 380 Accesses

Abstract

In this paper, we have proposed a novel VLSI-oriented parallel algorithm for quaternion-based rotation in 3D space. The advantage of our algorithm is a reduction the number of multiplications through replacing part of them by less costly squarings. The algorithm uses Logan’s trick, which proposes to replace the calculation of the product of two numbers on summing the squares via the Binomial theorem. Replacing digital multipliers by squaring units implies reducing power consumption as well as decreases hardware circuit complexity.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Markley, F.L.: Unit quaternion from rotation matrix. J. Guid., Control. Dyn. 31(2), 440–442 (2008). https://doi.org/10.2514/1.31730

  2. Shuster, M.D., Natanson, G.A.: Quaternion computation from a geometric point of view. J. Astronaut. Sci. 41(4), 545–556 (1993)

    MathSciNet  Google Scholar 

  3. Doukhnitch, E., Chefranov, A., Mahmoud, A.: Encryption schemes with hyper-complex number systems and their hardware-oriented implementation. In: Elci, A. (ed.) Theory and Practice of Cryptography Solutions for Secure Information Systems, pp. 110–132. IGI Global, Hershey (2013)

    Google Scholar 

  4. Granata, J., Conner, M., Tolimieri, R.: The tensor product: a mathematical programming language for FFTs and other fast DSP operations. IEEE Signal Process. Mag. 9(1), 40–48 (1992)

    Google Scholar 

  5. Logan, J.R.: A square-summing high-speed multiplier. Comput. Des., 67–70 (1971)

    Google Scholar 

  6. Johnson, E.L.: A digital quarter square multiplier. IEEE Trans. Comput. C-29(3), 258–261 (1980). https://doi.org/10.1109/tc.1980.1675558

  7. Cariow, A., Cariowa, G.: A hardware-efficient approach to computing the rotation matrix from a quaternion, CoRR arXiv:1609.01585, pp. 1–5 (2016)

  8. Deshpande, A., Draper, J.: Squaring units and a comparison with multipliers. In: 53rd IEEE International Midwest Symp. on Circuits and Systems (MWSCAS 2010), Seattle, Washington, 1st–4th August 2010, pp. 1266–1269 (2010). https://doi.org/10.1109/mwscas.2010.5548763

  9. Liddicoat, A.A., Flynn, M.J.: Parallel computation of the square and cube function, Computer Systems Laboratory, Stanford University, Technical report No. CSL-TR-00-808, August (2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Aleksandr Cariow .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Cariow, A., Cariowa, G. (2019). Hardware-Efficient Algorithm for 3D Spatial Rotation. In: PejaĹ›, J., El Fray, I., Hyla, T., Kacprzyk, J. (eds) Advances in Soft and Hard Computing. ACS 2018. Advances in Intelligent Systems and Computing, vol 889. Springer, Cham. https://doi.org/10.1007/978-3-030-03314-9_33

Download citation

Publish with us

Policies and ethics