Skip to main content

Verilog-2001 Behavioral and Synthesis Enhancements

  • Chapter
System on Chip Design Languages

Abstract

The Verilog-2001 Standard includes a number of enhancements that are targeted at simplifying designs, improving designs and reducing design errors.

This paper details important enhancements that were added to the Verilog-2001 Standard that are intended to simplify behavioral modeling and to improve synthesis accuracy and efficiency. Information is provided to explain the reasons behind the Verilog-2001 Standard enhancement implementations

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Std PI3641D5

    Google Scholar 

  2. Douglas L. Perry, VHDL, McGraw-Hill, Inc., 1994, p. 1.

    Google Scholar 

  3. IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Computer Society, IEEE Std 1364–1995

    Google Scholar 

  4. www.chris.spear.net

    Google Scholar 

  5. Don Mills and Clifford E. Cummings, “RTL Coding Styles That Yield Simulation and Synthesis Mismatches,” SNUG 99 (Synopsys Users Group San Jose, CA, 1999) Proceedings, section-TA2 (Is paper), March 1999.

    Google Scholar 

  6. Clifford E. Cummings, “full_case parallel_case”, the Evil Twins of Verilog Synthesis,’ SNUG 99 Boston (Synopsys Users Group Boston, MA, 1999) Proceedings, section-FA1 (2nd paper), October 1999.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer Science+Business Media New York

About this chapter

Cite this chapter

Cummings, C.E. (2002). Verilog-2001 Behavioral and Synthesis Enhancements. In: Mignotte, A., Villar, E., Horobin, L. (eds) System on Chip Design Languages. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6674-5_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-6674-5_2

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5281-3

  • Online ISBN: 978-1-4757-6674-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics