Abstract
Increasing levels of power dissipation threaten to limit the performance gains of future high-end, out-of-order issue microprocessors. Therefore, it is imperative that designers devise techniques that significantly reduce the power dissipation of the key hardware structures on the chip without unduly compromising performance. Such a key structure in out-of-order designs is the issue queue. Although crucial in achieving high performance, the issue queues are often a major contributor to the overall power consumption of the chip, potentially affecting both thermal issues related to hot spots and energy issues related to battery life. In this chapter, we present two techniques that significantly reduce issue queue power while maintaining high performance operation. First, we evaluate the power savings achieved by implementing a CAM/RAM structure for the issue queue as an alternative to the more power-hungry latch-based issue queue used in many designs. We then present the microarchitecture and circuit design of an adaptive issue queue that leverages transmission gate insertion to provide dynamic low-cost configurability of size and speed. We compare two different dynamic adaptation algorithms that use issue queue utilization and parallelism metrics in order to size the issue queue on-the-fly during execution. Together, these two techniques provide over a 70% average reduction in issue queue power dissipation for a collection of the SPEC CPU2000 integer benchmarks, with only a 3% overall performance degradation.
This work was supported in part by DARPA/ITO under AFRL contract F29601-00-K-0182, by NSF grants CCR-9701915 and CCR-9811929, and by an IBM Partnership Award.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. H. Albonesi. Dynamic IPC/Clock Rate Optimization. Proc. ISCA-25, pp. 282–292, June/July 1998.
D. H. Albonesi. The Inherent Energy Efficiency of Complexity-Adaptive Processors. Proc. ISCA Workshop on Power-Driven Microarchitecture, June 1998.
R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. 33rd International Symposium on Microarchitecture, pp. 245–257, December 2000.
R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Dynamic Memory Hierarchy Performance Optimization. Proc. ISCA Workshop on Solving the Memory Wall Problem, June 2000.
D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97–1342, University of Wisconsin-Madison, June 1997.
M. Butler and Y.N Patt. An investigation of the performance of various dynamic scheduling techniques. Proc. ISCA-92, pp. 1–9, May 1992.
G. Cai. Architectural level power/performance optimization and dynamic power estimation. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.
R. Canal and A. Gonzalez. A low-complexity issue logic. Proc. ACM Int’l. Conference on Supercomputing (ICS), pp. 327–335, June 2000.
D. Folegnani and A. Gonzalez. Reducing the power consumption of the issue logic. Proc. ISCA Workshop on Complexity-Effective Design, June 2000.
D. Folegnani and A. Gonzalez. Energy-Effective Issue Logic. Proc. ISCA-01, pp. 230–239, June 2001.
M. K. Gowan, L. L. Biro, D. B. Jackson. Power considerations in the design of the Alpha 21264 microprocessor. Design Automation Conference, June 1998.
L. Gwennap. Power issues may limit future CPUs. Microprocessor Report, 10 (10), August 1996.
R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19 (2): 24–36, March/April 1999.
V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, E Baez. Reducing power in high-performance microprocessors. Design Automation Conference, June 1998.
K. Wilcox and S. Manne. Alpha Processors: A history of power issues and a look to the future. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.
K.Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, 16 (2): 28–41, April 1996.
AS/X User’s Guide. IBM Corporation, 1996.
The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer Science+Business Media New York
About this chapter
Cite this chapter
Buyuktosunoglu, A., Albonesi, D.H., Schuster, S., Brooks, D., Bose, P., Cook, P. (2002). Power-Efficient Issue Queue Design. In: Graybill, R., Melhem, R. (eds) Power Aware Computing. Series in Computer Science. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6217-4_3
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6217-4_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-3382-9
Online ISBN: 978-1-4757-6217-4
eBook Packages: Springer Book Archive