Abstract
Most modern logic simulators handle the problems specific to MOS integrated circuits by including the notion of signal strength in the logic model. However, the use of strength does not, by itself, solve all the modeling problems inherent to MOS circuits. For example, circuit designers use many combinations of transistors which do not have a direct mapping to a logic gate and therefore cannot be represented conveniently at the gate level. It is also difficult to model the logic operation of dynamic circuits in a convenient form in a standard logic simulator. Transfer gates further complicate the situation because they introduce dynamic loading effects, bidirectional signal flow, and capacitive charge-sharing effects. Many of these problems were resolved with the advent of the switch-level modeling and simulation technique [BRY80].
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
Saleh, R., Jou, SJ., Newton, A.R. (1994). Switch-Level Timing Simulation. In: Mixed-Mode Simulation and Analog Multilevel Simulation. The Springer International Series in Engineering and Computer Science, vol 279. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-5854-2_6
Download citation
DOI: https://doi.org/10.1007/978-1-4757-5854-2_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5144-1
Online ISBN: 978-1-4757-5854-2
eBook Packages: Springer Book Archive