Skip to main content

Abstract

The (CMOS) semiconductor industry has continued to prosper since the early 70s. The ever decreasing feature size has provided improved functionality at a reduced cost. As the feature size decreases, designs move from digital microprocessors and application-specific integrated circuits (ASICs) to systems-on-a-chip (SoC). Especially the wired (broadband) and wireless voice and data communications as well as the consumer market push integration of complete systems on a single die to reduce cost. The ITRS report from 1999 though reported that design productivity is lagging behind. With a productivity growth rate of only 21%, compared to 58% complexity growth rate, design cost is increasing rapidly. For analog and/or mixed-signal design the situation is even worse because of the lack of commercial EDA tools to support the analog design. Productivity should be boosted to double every year in order to bridge the gap [ITRS 01], but remedies are not clear, in particular for analog and RF design.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer Science+Business Media New York

About this chapter

Cite this chapter

Vandenbussche, J., Gielen, G., Steyaert, M. (2003). General Conclusions. In: Systematic Design of Analog IP Blocks. The Kluwer International Series in Engineering and Computer Science, vol 738. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3707-3_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-3707-3_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5360-5

  • Online ISBN: 978-1-4757-3707-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics