Abstract
This chapter surveys the architectures of CPUs frequently used in modern embedded computing systems. It is legitimate to ask why target architectures should be a co-design problem when computer architecture and VLSI design have been taught at universities for decades and are, therefore, widely known in the CAD and system design communities. Throughout this chapter, however, we will see a large variety of co-design target architectures which substantially differ from the general-purpose RISC architectures that are familiar to students today, but are of the same economic importance. We will define a set of orthogonal specialization techniques as a framework to explain the design process which leads to the observed variety. A number of examples from different application areas will support our findings. While in this chapter the set of specialization techniques is primarily used to understand and to teach target architecture design, it shall also serve as a basis for future work in target system synthesis.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Ernst, R. (1997). Target Architectures. In: Staunstrup, J., Wolf, W. (eds) Hardware/Software Co-Design: Principles and Practice. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2649-7_4
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2649-7_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5018-5
Online ISBN: 978-1-4757-2649-7
eBook Packages: Springer Book Archive