Abstract
Designs at the logic level of abstraction, describe a digital circuit in terms of primitive logic functions such as OR, and NOR, etc., and allow for the nets interconnecting the logic functions to carry 0, 1, x and z values. At the analog-transistor level of modeling, we use an electronic model of the circuit elements and allow for analog values of voltages or currents to represent logic values on the interconnections.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1996 Springer Science+Business Media New York
About this chapter
Cite this chapter
Thomas, D.E., Moorby, P.R. (1996). Switch Level Modeling. In: The Verilog® Hardware Description Language. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2464-6_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2464-6_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-2466-0
Online ISBN: 978-1-4757-2464-6
eBook Packages: Springer Book Archive