Abstract
This paper describes architecture and circuit approaches for the design of high-speed, low-power, pipelined analog-to-digital converters in CMOS. The role of pipeline architectures in high--speed conversion is first discussed. Then a number of design issues related to power optimization in pipeline A/D converters are discussed, including power minimization in switched capacitor gain blocks operated on low supply voltages, implementation of transmission gates on low voltages, and capacitor scaling in pipelines. The application of these approaches is illustrated using results from an experimental 10-bit 20-MS/s pipeline A/D converter implemented in 1.2-μm CMOS technology that achieves a power dissipation of 35 mW at full speed operation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
S. H. Lewis, H. S. Fetterman, George F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, “10-b 20-Msample/s analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 27, pp.351–358, March 1992.
Y.-M. Lin, B. Kim, and P. R. Gray, “A 13-b 2.5MHz self-calibrated pipelined A/D converter in 3-μm CMOS,” IEEE J. Solid-State Circuits, vol. 26, pp. 628–636, Apr. 1991.
T. Cho and P. R. Gray, “A 10-bit, 20MS/s, 35mW Pipeline A/D Converter”, Digest of Technical papers, 1994 Custom Integrated Circuits Conference, May, 1994.
K. Bult and G.J.G.M. Geelen, “A fast-settling CMOS opamp with 90-dB DC gain and 116 MHz unity-gain frequency,” ISSCC Dig. Tech. Papers, pp. 108-109, Feb. 1990.
Y. Nakagome et al., “Experimental 1.5-V 64-Mb DRAM,” IEEE J. Solid-State Circuits, vol. 26, pp. 465–472, Apr. 1991.
K. Kusumoto, K. Murata, A. Matsuzawa, S. Tada, M. Maruyama, K. Oka, and H. Konishi,” A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC,” in ISSCC Dig. Tech. Papers, pp. 62-63, Feb. 1993.
A. N. Karanicolas, H. Lee, K. L. Bacrania, “A 15-b 1MS/s digitally self-calibrated pipeline ADC,” ISSCC Dig. Tech. Papers, pp. 60-61 Feb. 1993.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Cho, T.B., Cline, D.W., Conroy, C.S.G., Gray, P.R. (1995). Design Considerations for High-Speed Low-Power Low-Voltage CMOS Analog-to-Digital Converters. In: van de Plassche, R.J., Sansen, W.M.C., Huijsing, J.H. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2353-3_3
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2353-3_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5149-6
Online ISBN: 978-1-4757-2353-3
eBook Packages: Springer Book Archive