Dynamic Reconfigurable Architectures and Transparent Optimization Techniques

Automatic Acceleration of Software Execution

  • Antonio Carlos Schneider Beck Fl.
  • Luigi Carro

Table of contents

  1. Front Matter
    Pages I-XVII
  2. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 1-11
  3. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 13-44
  4. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 45-93
  5. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 95-117
  6. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 119-130
  7. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 131-161
  8. Antonio Carlos Schneider Beck Fl., Luigi Carro
    Pages 163-173
  9. Back Matter
    Pages 175-177

About this book

Introduction

As Moore’s law is losing steam, one already sees the phenomenon of clock frequency reduction caused by the excessive power dissipation in general purpose processors. At the same time, embedded systems are concentrating several heterogeneous applications in a single device, and hence new architectural alternatives are necessary. Reconfigurable computing has already shown to be a potential solution when it comes to accelerate specific code with a small power budget, but significant speedups are achieved only in very dedicated dataflow oriented software, without capturing the reality of nowadays complex heterogeneous systems. Moreover, any architecture solution should be able to execute legacy code, since there is already a large base of applications and standards.

Dynamic Reconfigurable Architectures and Transparent Optimization Techniques presents a detailed study on new techniques to cope with the aforementioned limitations. First, characteristics of reconfigurable systems are discussed in details, and a large number of case studies is shown. Then, a detailed analysis of several benchmarks demonstrates that such architectures need to attack a diverse range of applications with very different behaviours, besides supporting code compatibility. This requires the use of dynamic optimization techniques, such as Binary Translation and Trace reuse. Finally, works that combine both reconfigurable systems and dynamic techniques are discussed and a quantitative analysis of one them, the DIM architecture, is presented.

Keywords

Adaptive Systems Binary Translation Computer Architectures Dynamic Optimization Techniques FPGA Field Programmable Gate Array Reconfigurable Computing computer computer architecture embedded systems scheduling

Authors and affiliations

  • Antonio Carlos Schneider Beck Fl.
    • 1
  • Luigi Carro
    • 2
  1. 1.Rio Grande do Sul (UFRGS)Universidade Federal doPorto AlegreBrazil
  2. 2.Rio Grande do Sul (UFRGS)Universidade Federal doPorto AlegreBrazil

Bibliographic information

  • DOI https://doi.org/10.1007/978-90-481-3913-2
  • Copyright Information Springer Science+Business Media B.V. 2010
  • Publisher Name Springer, Dordrecht
  • eBook Packages Engineering
  • Print ISBN 978-90-481-3912-5
  • Online ISBN 978-90-481-3913-2
  • About this book
Industry Sectors
Pharma
Automotive
Biotechnology
Electronics
Telecommunications
Energy, Utilities & Environment
Aerospace