Skip to main content
SpringerLink
Log in
Book cover

Evaluation of State-of-the-Art Hardware Architectures for Fast Cone-Beam CT Reconstruction

  • Book
  • © 2011

Overview

Authors:
  1. Holger Scherl
    View author publications

    You can also search for this author in PubMed   Google Scholar

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

  1. Front Matter

    Pages i-xvii
    Download chapter PDF

  2. Introduction

    • Holger Scherl
    Pages 1-8

  3. Algorithms for Cone-Beam Image Reconstruction

    • Holger Scherl
    Pages 9-35

  4. Design and Implementation of a General Reconstruction Framework

    • Holger Scherl
    Pages 37-51

  5. Cell Broadband Engine Architecture

    • Holger Scherl
    Pages 53-69

  6. Standard Multi-Core Processors

    • Holger Scherl
    Pages 71-75

  7. Graphics Accelerator Boards

    • Holger Scherl
    Pages 77-88

  8. FPGA-Based Hardware

    • Holger Scherl
    Pages 89-96

  9. Performance Optimization of Selected Feldkamp Alternatives

    • Holger Scherl
    Pages 97-112

  10. Conclusions

    • Holger Scherl
    Pages 113-117

  11. Back Matter

    Pages 119-138
    Download chapter PDF
Back to top

Keywords

About this book

This book considers the field of computed tomography including a review of state-of-the-art reconstruction algorithms and a concise assessment of the most recent hardware architectures.

Holger Scherl introduces the reader to the reconstruction problem in computed tomography and its major scientific challenges that range from computational efficiency to the fulfillment of Tuy's sufficiency condition. The assessed hardware architectures include multi- and many-core systems, cell broadband engine architecture, graphics processing units, and field programmable gate arrays. The author focuses on the interplay between these recent hardware platforms and modern computed tomography reconstruction algorithms.

About the author

Holger Scherl earned his doctoral degree at the Pattern Recognition Lab of the Department of Computer Science, University of Erlangen-Nuremberg, under the supervision of Professor Joachim Hornegger. He works at a major healthcare company where he is responsible for the research and development of a hardware-accelerated software-platform for image reconstruction in computed tomography.

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation