Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects

1. Front Matter

   Pages i-xxvii

   PDF

2. Introduction

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 1-11

3. Previous Works on Automatic Analog IC Sizing

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 13-37

4. AIDA-C Architecture

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 39-61

5. Multi-objective Optimization Kernel

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 63-86

6. AIDA-C Circuit Sizing Results

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 87-119

7. Layout-Aware Circuit Sizing

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 121-146

8. AIDA-C Layout-Aware Circuit Sizing Results

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 147-175

9. Conclusions

   • Nuno Lourenço, Ricardo Martins, Nuno Horta

   Pages 177-179

10. Back Matter

    Pages 181-182

    PDF

This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.

• Integrated Circuit Reliability
• Mixed-Signal System Design
• Variation-Aware Design of Custom Integrated Circuits
• Automatic Analog IC Sizing
• Layout-Aware Circuit Sizing

• Instituto Superior Técnico - Torre Norte, Instituto de Telecomunicações Instituto Superior Técnico - Torre Norte, Lisboa, Portugal

  Nuno Lourenço, Ricardo Martins, Nuno Horta

Nuno C.C. Lourenço is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Ricardo M. F. Martins is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno C. G. Horta is Professor at Instituto Superior Técnico from University of Lisbon and Senior Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Policies and ethics