Skip to main content
  • Book
  • © 2016

3D Stacked Chips

From Emerging Processes to Heterogeneous Systems

  • Provides single-source reference to the latest research in 3D optoelectronic integration: process, devices, and systems;
  • Explains the use of wireless 3D integration to improve 3D IC reliability and yield;
  • Describes techniques for monitoring and mitigating thermal behavior in 3D ICs;
  • Includes discussion of 3D integration of high-density power sources and novel NVM.
  • Includes supplementary material: sn.pub/extras

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (17 chapters)

  1. Front Matter

    Pages i-xxiii
  2. Electrical 3D Integration

    1. Front Matter

      Pages 1-2
    2. Introduction to Electrical 3D Integration

      • Sebastian Killge, Sujay Charania, Johann W. Bartha
      Pages 3-7
    3. Copper-Based TSV: Interposer

      • Sebastian Killge, Volker Neumann, Johann W. Bartha
      Pages 9-28
    4. Energy Efficient Electrical Intra-Chip-Stack Communication

      • Johannes Görner, Dennis Walter, Michael Haas, Sebastian Höppner
      Pages 29-67
    5. Multi-TSV Crosstalk Channel Equalization with Non-uniform Quantization

      • Tobias Seifert, Friedrich Pauls, Gerhard Fettweis
      Pages 69-83
    6. Clock Generators for Heterogeneous MPSoCs Within 3D Chip Stacks

      • Sebastian Höppner, Dennis Walter, René Schüffny
      Pages 101-128
    7. Two-nanometer Laser Synthesized Si-Nanoparticles for Low Power Memory Applications

      • Nazek El-Atab, Ali K. Okyay, Ammar Nayfeh
      Pages 129-156
    8. Accurate Temperature Measurement for 3D Thermal Management

      • Sami ur Rehman, Ayman Shabra
      Pages 157-173
    9. EDA Environments for 3D Chip Stacks

      • Love Cederström
      Pages 175-194
    10. Integrating 3D Floorplanning and Optimization of Thermal Through-Silicon Vias

      • Puskar Budhathoki, Johann Knechtel, Andreas Henschel, Ibrahim (Abe) M. Elfadel
      Pages 195-209
  3. Photonic and Opto-Electronic 3D Integration

    1. Front Matter

      Pages 211-212
    2. Introduction to Optical Inter- and Intraconnects

      • Niels Neumann, Ronny Henker, Marcus S. Dahlem
      Pages 213-220
    3. Optical Through-Silicon Vias

      • Sebastian Killge, Niels Neumann, Dirk Plettemeier, Johann W. Bartha
      Pages 221-234
    4. Integrated Optical Devices for 3D Photonic Transceivers

      • Seyedreza Hosseini, Michael Haas, Dirk Plettemeier, Kambiz Jamshidi
      Pages 235-253
    5. Athermal Photonic Circuits for Optical On-Chip Interconnects

      • Peng Xing, Jaime Viegas
      Pages 283-295
    6. Integrated Circuits for 3D Photonic Transceivers

      • Ronny Henker, Guido Belfiore, Laszlo Szilagyi, Frank Ellinger
      Pages 297-308

About this book

This book explains for readers how 3D chip stacks promise to increase the level of on-chip integration, and to design new heterogeneous semiconductor devices that combine chips of different integration technologies (incl. sensors) in a single package of the smallest possible size.  The authors focus on heterogeneous 3D integration, addressing some of the most important challenges in this emerging technology, including contactless, optics-based, and carbon-nanotube-based 3D integration, as well as signal-integrity and thermal management issues in copper-based 3D integration. Coverage also includes the 3D heterogeneous integration of power sources, photonic devices, and non-volatile memories based on new materials systems.

Reviews

“The book is valuable as a learning tool for 3D stacked chips through TSVs … . a valuable addition to a scientific library, as well as served as good introduction for device reliability engineers or specialists and industrials involved in the field of 3D stacking in wafer fabrication and integrated circuit design. … highly recommended for people who desire a better understanding of the theory and practice of 3D TSVs and technical considerations in 3D chips floorplanning, modeling and characterization.” (Chong Leong Gan and Uda Hashim, Microelectronics Reliability, Vol. 63, August, 2016)

Editors and Affiliations

  • Masdar Institute of Science & Techn, Abu Dhabi, United Arab Emirates

    Ibrahim (Abe) M. Elfadel

  • Vodafone Chair Mobile Communication, Dresden, Germany

    Gerhard Fettweis

About the editors

 Ibrahim (Abe) M. Elfadel has 15 years of industrial experience in the research, development and deployment of advanced computer-aided design (CAD) tools and methodologies for deep-submicron, high-performance digital designs. Most recently, he played a key role in the development and deployment of IBM’s next-generation layout verification tools for the ultra-deep submicron CMOS technology nodes. Dr. Elfadel is the recipient of six Invention Achievement Awards, an Outstanding Technical Achievement Award and a Research Division Award, all from IBM, for his contributions in the area of VLSI CAD.  He is currently serving as an Associate Editor for the IEEE Transactions on Computer-Aided Design for Integrated Circuits and Systems.

Gerhard Fettweis earned his Ph.D. under H. Meyr's supervision from RWTH Aachen in 1990. After one year at IBM Research in San Jose, CA he moved to TCSI Inc., Berkeley, CA. Since 1994 he is Vodafone Chair Professor at TU Dresden, Germany, with currently 20 companies from Asia/Europe/US sponsoring his research on wireless transmission and chip design. He coordinates 2 DFG centers at TU Dresden, cfAED and HAEC. Gerhard is IEEE Fellow, member of acatech, has an honorary doctorate from TU Tampere, and has received multiple awards. In Dresden he has spun-out ten start-ups, and setup funded projects of more than EUR 1/3 billion volume. He has helped organized IEEE conferences, most notably as TPC Chair of IEEE ICC 2009, IEEE TTM 2012, and Ge

neral Chair of VTC Spring 2013. He remains active within IEEE.

 

Bibliographic Information

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access