Skip to main content
SpringerLink
Log in

Reconfigurable Computing

From FPGAs to Hardware/Software Codesign

  • Book
  • © 2011

Overview

Editors:
  1. João M. P. Cardoso

    1. , Faculdade de Engenharia, Universidade do Porto, Porto, Portugal

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Michael Hübner

    1. Institut für Technik der, Informationsverarbeitung, Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  • Focuses on both hardware and software systems Treatment of FPGAs as computing vehicles rather than glue-logic or ASIC substitutes
  • Assembles broad set of models for exploiting FPGA parallelism
  • Demonstrates how to use and manage reconfiguration Broad set of case studies demonstrating how to use FPGAs in novel and efficient ways
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (12 chapters)

  1. Front Matter

    Pages i-xv
    Download chapter PDF

  2. Introduction

    • João M. P. Cardoso, Michael Hübner
    Pages 1-6

  3. The Relevance of Reconfigurable Computing

    • Reiner Hartenstein
    Pages 7-34

  4. HiPEAC: Upcoming Challenges in Reconfigurable Computing

    • Ioannis Sourdis, Georgi N. Gaydadjiev
    Pages 35-52

  5. MORPHEUS: Exploitation of Reconfiguration for Increased Run-Time Flexibility and Self-Adaptive Capabilities in Future SoCs

    • Arnaud Grasset, Paul Brelet, Philippe Millet, Philippe Bonnot, Fabio Campi, Nikolaos S. Voros et al.
    Pages 53-90

  6. hArtes: Holistic Approach to Reconfigurable Real-Time Embedded Systems

    • Georgi Kuzmanov, Vlad Mihai Sima, Koen Bertels, José Gabriel F. de Coutinho, Wayne Luk, Giacomo Marchiori et al.
    Pages 91-115

  7. Smart Chips for Smart Surroundings – 4S

    • Eberhard Schüler, Ralf König, Jürgen Becker, Gerard Rauwerda, Marcel van de Burgwal, Gerard J. M. Smit
    Pages 117-147

  8. AETHER: Self-Adaptive Networked Entities: Autonomous Computing Elements for Future Pervasive Applications and Technologies

    • Christian Gamrat, Jean-Marc Philippe, Chris Jesshope, Alex Shafarenko, Labros Bisdounis, Umberto Bondi et al.
    Pages 149-184

  9. ANDRES – Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems

    • Kim Grüttner, Philipp A. Hartmann, Andreas Herrholz, Frank Oppenheimer
    Pages 185-210

  10. CRISP: Cutting Edge Reconfigurable ICs for Stream Processing

    • Tapani Ahonen, Timon D. ter Braak, Stephen T. Burgess, Richard Geißler, Paul M. Heysters, Heikki Hurskainen et al.
    Pages 211-237

  11. ERA – Embedded Reconfigurable Architectures

    • Stephan Wong, Luigi Carro, Mateus Rutzig, Debora Motta Matos, Roberto Giorgi, Nikola Puzovic et al.
    Pages 239-259

  12. REFLECT: Rendering FPGAs to Multi-core Embedded Computing

    • João M. P. Cardoso, Pedro C. Diniz, Zlatko Petrov, Koen Bertels, Michael Hübner, Hans van Someren et al.
    Pages 261-289

  13. Conclusion

    • João M. P. Cardoso, Michael Hübner
    Pages 291-292

  14. Back Matter

    Pages 293-296
    Download chapter PDF
Back to top

Keywords

About this book

As the complexity of modern embedded systems increases, it becomes less practical to design monolithic processing platforms.  As a result, reconfigurable computing is being adopted widely for more flexible design.  Reconfigurable Computers offer the spatial parallelism and fine-grained customizability of application-specific circuits with the postfabrication programmability of software.  To make the most of this unique combination of performance and flexibility, designers need to be aware of both hardware and software issues.  FPGA users must think not only about the gates needed to perform a computation but also about the software flow that supports the design process. The goal of this book is to help designers become comfortable with these issues, and thus be able to exploit the vast opportunities possible with reconfigurable logic.

Editors and Affiliations

  • , Faculdade de Engenharia, Universidade do Porto, Porto, Portugal

    João M. P. Cardoso

  • Institut für Technik der, Informationsverarbeitung, Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

    Michael Hübner

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation