Skip to main content
  • Book
  • © 2010

Analysis and Design of Resilient VLSI Circuits

Mitigating Soft Errors and Process Variations

  • Describes the state of the art in the areas of radiation tolerance circuit design and process variation tolerant circuit design
  • Presents analytical approaches to test efficiently the severity of electrical effects of radiation/process variations, as well as techniques to minimize the effects due to these two problems
  • Distills content oriented toward nuclear engineers into leading-edge algorithms and techniques that can be understood easily and applied by VLSI designers
  • Includes supplementary material: sn.pub/extras

Buy it now

Buying options

eBook USD 89.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (11 chapters)

  1. Front Matter

    Pages 1-18
  2. Introduction

    • Rajesh Garg, Sunil P. Khatri
    Pages 1-17
  3. Process Variations

    1. Front Matter

      Pages 130-130
    2. Sensitizable Statistical Timing Analysis

      • Rajesh Garg, Sunil P. Khatri
      Pages 131-151
    3. Process Variation Tolerant Single-supply True Voltage Level Shifter

      • Rajesh Garg, Sunil P. Khatri
      Pages 173-188
    4. Conclusions and Future Directions

      • Rajesh Garg, Sunil P. Khatri
      Pages 189-193
  4. Back Matter

    Pages 1-17

About this book

This monograph is motivated by the challenges faced in designing reliable VLSI systems in modern VLSI processes. The reliable operation of integrated circuits (ICs) has become increasingly dif?cult to achieve in the deep submicron (DSM) era. With continuouslydecreasing device feature sizes, combinedwith lower supply voltages and higher operating frequencies, the noise immunity of VLSI circuits is decreasing alarmingly. Thus, VLSI circuits are becoming more vulnerable to noise effects such as crosstalk, power supply variations, and radiation-inducedsoft errors. Among these noise sources, soft errors(or error caused by radiation particle strikes) have become an increasingly troublesome issue for memory arrays as well as c- binational logic circuits. Also, in the DSM era, process variations are increasing at a signi?cant rate, making it more dif?cult to design reliable VLSI circuits. Hence, it is important to ef?ciently design robust VLSI circuits that are resilient to radiation particle strikes and process variations. The work presented in this research mo- graph presents several analysis and design techniques with the goal of realizing VLSI circuits, which are radiation and process variation tolerant.

Authors and Affiliations

  • Hillsboro, U.S.A.

    Rajesh Garg

  • Dept. Electrical & Computer Engineering, Texas A & M University, College Station, U.S.A.

    Sunil P. Khatri

Bibliographic Information

Buy it now

Buying options

eBook USD 89.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access