Skip to main content
  • Conference proceedings
  • © 2000

Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation

10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 Proceedings

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 1918)

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (34 papers)

  1. Asynchronous Circuit Design

    1. VLSI Implementation of a Low-Power High-Speed Self-Timed Adder

      • Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
      Pages 195-204
  2. Power Efficient Technologies

    1. Dynamic Memory Design for Low Data-Retention Power

      • Joohee Kim, Marios C. Papaefthymiou
      Pages 207-216
    2. Double-Latch Clocking Scheme for Low-Power I.P. Cores

      • Claude Arm, Jean-Marc Masgonty, Christian Piguet
      Pages 217-224
  3. Design of Multimedia Processing Applications

    1. Cost-Efficient C-Level Design of an MPEG-4 Video Decoder

      • Kristof Denolf, Peter Vos, Jan Bormans, Ivo Bolsens
      Pages 233-242
    2. Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications

      • D. Soudris, N. D. Zervas, A. Argyriou, M. Dasygenis, K. Tatas, C. E. Goutis et al.
      Pages 243-254
  4. AdiabaticDesign and ArithmeticModules

    1. Design of Reversible Logic Circuits by Means of Control Gates

      • A. De Vos, B. Desoete, A. Adamski, P. Pietrzak, M. Sibiński, T. Widerski
      Pages 255-264
    2. An Adiabatic Multiplier

      • C. Saas, A. Schlaffer, J.A. Nossek
      Pages 276-284
    3. Logarithmic Number System for Low-Power Arithmetic

      • V. Paliouras, T. Stouraitis
      Pages 285-294
  5. Analog-Digital Circuits Modeling

    1. An Application of Self-Timed Circuits to the Reduction of Switching Noise in Analog-Digital Circuits

      • Raúl Jiménez, Antonio J. Acosta, Eduardo J. Peralías, Adoración Rueda
      Pages 295-305
    2. PARCOURS — Substrate Crosstalk Analysis for Complex Mixed-Signal-Circuits

      • Andreas Hermann, Mathias Silvant, Jürgen Schlöffel, Erich Barke
      Pages 306-315
    3. Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits

      • A.J. Acosta, R. Jiménez, J. Juan, M.J. Bellido, M. Valencia
      Pages 316-326
  6. Back Matter

    Pages 337-338

Editors and Affiliations

  • Dept.of Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece

    Dimitrios Soudris

  • Institute for Communication Theory and Signal Processing, University of Hanover, Hanover, Germany

    Peter Pirsch

  • Institute for Microelectronic Systems, University of Hanover, Hanover, Germany

    Erich Barke

Bibliographic Information

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access