Skip to main content
  • Conference proceedings
  • © 2006

High Performance Computing - HiPC 2006

13th International Conference Bangalore, India, December 18-21, 2006, Proceedings

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 4297)

Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)

Conference series link(s): HiPC: International Conference on High-Performance Computing

Conference proceedings info: HiPC 2006.

Buy it now

Buying options

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (59 papers)

  1. Front Matter

  2. Banquet Speech

  3. Plenary Session – Best Papers

    1. A Cache-Partitioning Aware Replacement Policy for Chip Multiprocessors

      • Haakon Dybdahl, Per Stenström, Lasse Natvig
      Pages 22-34
  4. Session I – Scheduling and Load Balancing

    1. Advanced Reservation-Based Scheduling of Task Graphs on Clusters

      • Anthony Sulistio, Wolfram Schiffmann, Rajkumar Buyya
      Pages 60-71
    2. Improving the Flexibility of the Deficit Table Scheduler

      • Raúl Martínez, Francisco J. Alfaro, José L. Sánchez
      Pages 84-97
  5. Session II – Architectures

    1. A Cache-Pinning Strategy for Improving Generational Garbage Collection

      • Vimal K. Reddy, Richard K. Sawyer, Edward F. Gehringer
      Pages 98-110
    2. A Realizable Distributed Ion-Trap Quantum Computer

      • Darshan D. Thaker, Tzvetan S. Metodi, Frederic T. Chong
      Pages 111-122
    3. Segmented Bitline Cache: Exploiting Non-uniform Memory Access Patterns

      • Ravishankar Rao, Justin Wenck, Diana Franklin, Rajeevan Amirtharajah, Venkatesh Akella
      Pages 123-134
    4. Trade-Offs in Transient Fault Recovery Schemes for Redundant Multithreaded Processors

      • Joseph Sharkey, Nayef Abu-Ghazeleh, Dmitry Ponomarev, Kanad Ghose, Aneesh Aggarwal
      Pages 135-147
    5. Supporting Speculative Multithreading on Simultaneous Multithreaded Processors

      • Venkatesan Packirisamy, Shengyue Wang, Antonia Zhai, Wei-Chung Hsu, Pen-Chung Yew
      Pages 148-158

Other Volumes

  1. High Performance Computing - HiPC 2006

Editors and Affiliations

  •  ,  

    Yves Robert

  • Department of Electrical and Computer Engineering, Rutgers, the State University of New Jersey, Piscataway, USA

    Manish Parashar

  • Hewlett-Packard ISO, Sy 192, Bangalore, India

    Ramamurthy Badrinath

  • Department of Electrical Engineering, University of Southern California, Los Angeles, USA

    Viktor K. Prasanna

Bibliographic Information

Buy it now

Buying options

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access