Architecture Design and Validation Methods

  • Egon Börger

Table of contents

  1. Front Matter
    Pages I-IX
  2. Raul Camposano, Andrew Seawright, Joseph Buck
    Pages 1-48
  3. Giovanni De Micheli
    Pages 49-87
  4. Hans-Joachim Wunderlich
    Pages 141-190
  5. Hans Eveking
    Pages 191-242
  6. Luciano Lavagno, Alberto Sangiovanni-Vincentelli, Ellen M. Sentovich
    Pages 243-295
  7. Egon Börger, Wolfram Schulte
    Pages 297-357

About this book


This book grew out of material which was taught at the International Summer School on Architecture Design and Validation Methods, held June 23-July 5, 1997, on the Island of Lipari and directed to graduate students and young researchers. Since then the course notes have been completely elaborated and extended and additional chapters have been added so that this book offers a comprehensive presentation of the state of the art which leads the reader to the forefront of the current research in the area. The chapters, each of which was written by a group of eminent special­ ists in the field, are self-contained and can be read independently of each other. They cover the wide range of theoretical and practical methods which currently used for the specification, design, validation and verification of are hardware/software architectures. Synthesis methods are the subject of the first three chapters. The chapter on Modeling and Synthesis of Behavior, Control and Data Flow focusses on techniques above the register-transfer level. The chapter on Cell-Based Logic Optimizations concentrates on methods that interface logic design with phys­ ical design, in particular on techniques for cell-library binding, the back-end of logic synthesis. The chapter on A Design Flow for Performance Planning presents new paradigms for iteration-free synthesis where global wire plans for meeting timing constraints already appear at the conceptual design stage, even before fixing the functionality of the blocks in the plan.


Design of computer architectures Design von Rechnerarchitekturen Modeling and behav ioral synthesis Modellierung und Synthese Rechnerarchitektur Testability Testbarkeit Validation of computer architectures Validier computer computer architecture

Editors and affiliations

  • Egon Börger
    • 1
  1. 1.Dipartimento di InformaticaUniversità di PisaPisaItaly

Bibliographic information

  • DOI
  • Copyright Information Springer-Verlag Berlin Heidelberg 2000
  • Publisher Name Springer, Berlin, Heidelberg
  • eBook Packages Springer Book Archive
  • Print ISBN 978-3-642-62976-1
  • Online ISBN 978-3-642-57199-2
  • Buy this book on publisher's site