© 2017

High-Speed Decoders for Polar Codes


  • Maintains a tutorial nature clearly articulating the problems met when implementing a polar decoder, and incrementally develops various novel solutions

  • A comprehensive evaluation of software implementation techniques of polar code decoders, targeting modern desktop and embedded processors and general-purpose graphical processing units (GPGPUs)

  • A comprehensive evaluation of hardware implementation algorithms and architectures targeting both field-programmable-gate arrays (FPGAs) and application-specific-integrated circuits (ASICs)

  • Both the software and hardware implementation evaluations expose the trade-offs in terms of latency, throughput and complexity


Table of contents

  1. Front Matter
    Pages i-xviii
  2. Pascal Giard, Claude Thibeault, Warren J. Gross
    Pages 1-13
  3. Pascal Giard, Claude Thibeault, Warren J. Gross
    Pages 15-30
  4. Pascal Giard, Claude Thibeault, Warren J. Gross
    Pages 31-53
  5. Pascal Giard, Claude Thibeault, Warren J. Gross
    Pages 55-71
  6. Pascal Giard, Claude Thibeault, Warren J. Gross
    Pages 73-85
  7. Pascal Giard, Claude Thibeault, Warren J. Gross
    Pages 87-89
  8. Back Matter
    Pages 91-98

About this book


A new class of provably capacity achieving error-correction codes, polar codes are suitable for many problems, such as lossless and lossy source coding, problems with side information, multiple access channel, etc.

The first comprehensive book on the implementation of decoders for polar codes, the authors take a tutorial approach to explain the practical decoder implementation challenges and trade-offs in either software or hardware. They also demonstrate new trade-offs in latency, throughput, and complexity in software implementations for high-performance computing and GPGPUs, and hardware implementations using custom processing elements, full-custom application-specific integrated circuits (ASICs), and field-programmable-gate arrays (FPGAs).

Presenting a good overview of this research area and future directions, High-Speed Decoders for Polar Codes is perfect for any researcher or SDR practitioner looking into implementing efficient decoders for polar codes, as well as students and professors in a modern error correction class. As polar codes have been accepted to protect the control channel in the next-generation mobile communication standard (5G) developed by the 3GPP, the audience includes engineers who will have to implement decoders for such codes and hardware engineers designing the backbone of communication networks.


Error correction Polar codes High throughput Low latency Successive-cancellation decoding Hardware Software unrolled decoding ASIC FPGA GPGPU architecture algorithms signal processing

Authors and affiliations

  1. 1.Institute of Electrical EngineeringÉcole Polytechnique Fédérale de LausanneLausanneSwitzerland
  2. 2.Department of Electrical EngineeringÉcole de Technologie SupérieureMontréalCanada
  3. 3.Department of Electrical and Computer EngineeringMcGill UniversityMontréalCanada

Bibliographic information