Advertisement

© 2017

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects

Book

Table of contents

  1. Front Matter
    Pages i-xxvii
  2. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 1-11
  3. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 13-37
  4. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 39-61
  5. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 63-86
  6. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 87-119
  7. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 121-146
  8. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 147-175
  9. Nuno Lourenço, Ricardo Martins, Nuno Horta
    Pages 177-179
  10. Back Matter
    Pages 181-182

About this book

Introduction

This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.

Keywords

Integrated Circuit Reliability Mixed-Signal System Design Variation-Aware Design of Custom Integrated Circuits Automatic Analog IC Sizing Layout-Aware Circuit Sizing

Authors and affiliations

  1. 1.Instituto Superior Técnico - Torre NorteInstituto de Telecomunicações Instituto Superior Técnico - Torre NorteLisboaPortugal
  2. 2.Instituto Superior Técnico - Torre NorteInstituto de Telecomunicações Instituto Superior Técnico - Torre NorteLisboaPortugal
  3. 3.Instituto Superior Técnico - Torre NorteInstituto de Telecomunicações Instituto Superior Técnico - Torre NorteLisboaPortugal

About the authors

Nuno C.C. Lourenço is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Ricardo M. F. Martins is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno C. G. Horta is Professor at Instituto Superior Técnico from University of Lisbon and Senior Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Bibliographic information

Industry Sectors
Automotive
Biotechnology
Electronics
IT & Software
Telecommunications
Energy, Utilities & Environment
Aerospace
Oil, Gas & Geosciences
Engineering