Journal of Zhejiang University SCIENCE C

, Volume 11, Issue 6, pp 418–424 | Cite as

A fast and simple system performance emulator for enhanced solid state disks: a case study of long read operations

  • Do Yeun Kim
  • Chanik Park
  • Eui-Young Chung
  • Sung Woo Chung
Article
  • 39 Downloads

Abstract

In this paper, we propose a fast and simple system emulator, called a system performance emulator (SPE), to evaluate long read operations. The SPE estimates how much system-wide performance is enhanced by using a faster solid state disk (SSD). By suspending a CPU for a certain time during direct memory access (DMA) transfer and subtracting this suspended time from the total DMA time, the SPE estimates the improvement in system performance expected from an enhanced SSD prior to its manufacture. We also examine the relation between storage performance and system performance using the SPE.

Key words

Solid state disk (SSD) Performance emulator System performance Direct memory access (DMA) Operating system 

CLC number

TP333 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bisson, T., Brandt, S.A., 2007. Reducing Hybrid Disk Write Latency with Flash-Backed I/O Requests. 15th IEEE Int. Symp. on Modeling, Analysis, and Simulation, p.402–409. [doi:10.1109/MASCOTS.2007.57]Google Scholar
  2. Chung, S.W., Lee, J.S., Kim, D.Y., 2008. Utilizing Solid State Disk for Aggressive Processor Power Saving Techniques in Real-Time Applications. Euromicro Conf. on Real-Time Systems, p.5–7.Google Scholar
  3. Fall, K., 1999. Network Emulation in the Vint/NS Simulator. IEEE Symp. on Computers and Communications, p.244–250. [doi:10.1109/ISCC.1999.780820]Google Scholar
  4. Gal, E., Toledo, S., 2005a. Algorithms and data structures for flash memories. ACM Comput. Surv., 37(2):138–163. [doi:10.1145/1089733.1089735]CrossRefGoogle Scholar
  5. Gal, E., Toledo, S., 2005b. A Transactional Flash File System for Microcontrollers. The USENIX Annual Technical Conf., p.89–104.Google Scholar
  6. Griffin, J.L., Schindler, J., Schlosser, S.W., Bucy, J.S., Ganger, G.R., 2002. Timing-Accurate Storage Emulation. USENIX Conf. on File and Storage Technologies (FAST), p.75–88.Google Scholar
  7. Hardavellas, N., Somogyi, S., Wenisch, T.F., Wunderlich, R.E., Chen, S., Kim, J., Falsafi, B., Hoe, J.C., Nowatzyk, A.G., 2004. SIMFLEX: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. ACM SIGMETRICS Perform. Eval. Rev., 31(4):31–34. [doi:10.1145/1054907.1054914]CrossRefGoogle Scholar
  8. Lee, S.W., Park, D.J., Chung, T.S., Lee, D.H., Park, S., Song, H.J., 2007. A log buffer-based flash translation layer using fully associative sector translation. ACM Trans. Embed. Comput. Syst., 6(3), No. 18. [doi:10.1145/1275986. 1275990]Google Scholar
  9. Lim, S.H., Park, K.H., 2006. An efficient NAND flash file system for flash memory storage. IEEE Trans. Comput., 55(7):906–912. [doi:10.1109/TC.2006.96]CrossRefGoogle Scholar
  10. Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B., 2002. Simics: a full system simulation platform. IEEE Comput., 35(2):50–58. [doi:10.1109/2.982916]Google Scholar
  11. Mtron Storage Technology, 2008. Mtron SSD, Data Sheet. Available from http://www.mtron.net/English/Customer/downloads.asp?sid=download [Accessed on Feb. 20, 2009].
  12. Noble, B.D., Satyanarayanan, M., Nguyen, G.T., Katz, R.H., 1997. Trace-Based Mobile Network Emulation. ACM SIGCOMM Conf., p.51–61. [doi:10.1145/263105.263140]Google Scholar
  13. Samsung Electronics, 2007. Samsung SSD, Data Sheet. Available from http://www.samsung.com/global/business/semiconductor/products/flash/ssd/2008/home/home. html [Accessed on Feb. 20, 2009].
  14. VeriTest, 2005. Benchmark Tool WebBench 5.0. Available from http://cs.uccs.edu/~cs526/webbench/webbench.htm or http://dictionary.zdnet.com/definition/PC+Magazine+benchmarks.html?tag=col1;inner[Accessed on Feb. 20, 2009].
  15. Yoon, J.H., Nam, E.H., Seoug, Y.J., Kim, H., Kim, B., Min, S.L., Cho, Y., 2008. Chameleon: a high performance flash/FRAM hybrid solid state disk architecture. IEEE Comput. Archit. Lett., 7(1):17–20. [doi:10.1109/L-CA.2007.17]CrossRefGoogle Scholar

Copyright information

© ?Journal of Zhejiang University Science? Editorial Office and Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Do Yeun Kim
    • 1
  • Chanik Park
    • 2
  • Eui-Young Chung
    • 3
  • Sung Woo Chung
    • 1
  1. 1.Division of Computer and Communication EngineeringKorea UniversitySeoulKorea
  2. 2.Samsung ElectronicsYongin-City, Kyunggi-DoKorea
  3. 3.School of Electrical and Electronic EngineeringYonsei UniversitySeoulKorea

Personalised recommendations