Low-cost fault tolerance in evolvable multiprocessor systems: a graceful degradation approach
The evolvable multiprocessor (EvoMP), as a novel multiprocessor system-on-chip (MPSoC) machine with evolvable task decomposition and scheduling, claims a major feature of low-cost and efficient fault tolerance. Non-centralized control and adaptive distribution of the program among the available processors are two major capabilities of this platform, which remarkably help to achieve an efficient fault tolerance scheme. This letter presents the operational as well as architectural details of this fault tolerance scheme. In this method, when a processor becomes faulty, it will be eliminated of contribution in program execution in remaining run-time. This method also utilizes dynamic rescheduling capability of the system to achieve the maximum possible efficiency after processor reduction. The results confirm the efficiency and remarkable advantages of the proposed approach over common redundancy based techniques in similar systems.
Key wordsFault tolerance Multiprocessor system-on-chip (MPSoC) Genetic algorithm (GA) Adaptive task scheduling
Unable to display preview. Download preview PDF.
- Beitollahi, H., Deeconinick, G., 2006. Fault-tolerant Partitioning Scheduling Algorithms in Real-time Multiprocessor Systems. Proc. Pacific Rim Symp. on Dependable Computing, p.296–304. [doi:10.1109/PRDC.2006.34]Google Scholar
- Canham, R., Tyrrell, A., 2003. An Embryonic Array with Improved Efficiency and Fault Tolerance. Proc. NASA/DoD Conf. on Evolvable Hardware, p.265–272. [doi:10.1109/EH.2003.1217678]Google Scholar
- Martin, G., 2005. Overview of the MPSoC Design Challenge. Proc. Design and Automation Conf., p.274–279.Google Scholar
- Obermaisser, R., Kraut, H., Salloum, C., 2008. A Transientresilient System-on-a-chip Architecture with Support for On-chip and Off-chip TMR. Proc. Int. Dependable Computing Conf., p.123–134. [doi:10.1109/EDCC-7.2008.20]Google Scholar
- Vakili, S., Fakhraie, S.M., Mohammadi, S., 2008. Designing an MPSoC Architecture with Run-time and Evolvable Task Decomposition and Scheduling: A Neural Network Case Study. 5th IEEE Int. Conf. on Innovations in Information Technology, p.106–110. [doi:10.1109/INNOVATIONS.2008.4781734]Google Scholar
- Wolf, W., 2004. The Future of Multiprocessor Systems-onchips. Proc. Int. Design Automation Conf., p.681–685.Google Scholar