Journal of Zhejiang University-SCIENCE A

, Volume 8, Issue 4, pp 631–637 | Cite as

Physical design method of MPSoC

Article

Abstract

Floorplan, clock network and power plan are crucial steps in deep sub-micron system-on-chip design. A novel diagonal floorplan is integrated to enhance the data sharing between different cores in system-on-chip. Custom clock network containing hand-adjusted buffers and variable routing rules is constructed to realize balanced synchronization. Effective power plan considering both IR drop and electromigration achieves high utilization and maintains power integrity in our MediaSoC. Using such methods, deep sub-micron design challenges are managed under a fast prototyping methodology, which greatly shortens the design cycle.

Key words

Physical design Fast prototyping Floorplan Clock tree synthesis (CTS) Power plan Multiprocessor system-on-chip (MPSoC) 

CLC number

TN47 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Choi, B., Chiang, C., Kawa, J., Sarrafzadeh, M., 2004. Routing Resources Consumption on M-arch and X-arch. Proc. 5th International Symposium on ISCAS. Vancouver, Canada, p.73–76.Google Scholar
  2. Dai, W.J., Huang, D., Chang, C.C., Courtoy, M., 2003. Silicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design. Proc. ASP-DAC. Kitakyushu, Japan, p.635–639.Google Scholar
  3. Ho, T.Y., Chang, C.F., Chang, Y.W., Chen, S.J., 2005. Multilevel Full-chip Routing for the X-based Architecture. DAC 2005. Anaheim, California, USA, p.597–602.Google Scholar
  4. Ito, N., Komatsu, H., Tanamura, Y., Yamashita, R., Sugiyama, H., Sugiyama, Y., Hamamura, H., 2003. A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor. Proc. 21st International Conference on Computer Design. San Jose, CA, USA, p.204–210.Google Scholar
  5. Kalla, R., Sinharoy, B., Tendler, J.M., 2004. IBM Power5 chip: a dual-core multithreaded processor. IEEE Micro, 24(2):40–47. [doi:10.1109/MM.2004.1289290]CrossRefGoogle Scholar
  6. Khan, A., 2004. Recent Developments in High-Performance System-on-Chip IC Design. International Conference on Integrated Circuit Design and Technology. Beijing, China. p.151–158.Google Scholar
  7. Lai, L.Y., 2005. Development and Verification Research on Multimedia System-on-Chip. Master Thesis, Zhejiang University, Hangzhou (in Chinese).Google Scholar
  8. Liu, P., Yao, Q.D., Li, D.X., et al., 2004. 32-bit Media Digital Signal Processor. China Patent ZL200410016753.8. Zhejiang University, Hangzhou, China (in Chinese).Google Scholar
  9. Liu, P., 2006. System-on-Chip Architecture with Media DSP and RISC Core for Media Application. Proc. SPIE-IS&T Electronic Imaging, Multimedia on Mobile Devices II. Vol. 6074. San Jose, CA, USA. [doi:10.1117/12.643258]Google Scholar
  10. Lo, J.Y.L., Kuo, W.A., Wu, A.C.H., Hwang, T.T., 2003. A Custom-cell Identification Method for High-Performance Mixed Standard/Custom-cell Designs. Design, Automation and Test in Europe Conference and Exhibition. Messe Munich, Germany, p.1102–1103.Google Scholar
  11. Lou, J., Chen, W., 2004. Crosstalk-aware placement. IEEE Design & Test of Computers, 21(1):24–32. [doi:10.1109/MDT.2004.1261847]MathSciNetCrossRefGoogle Scholar
  12. Mehrotra, A., van Ginneken, L., Trivedi, Y., 2003. Design Flow and Methodology for 50M Gate ASIC. Proc. ASP-DAC. Kitakyushu, Japan, p.640–647.Google Scholar
  13. Ni, X., 2006. Research on Key Technology of MPEG-4 Decoding Based on MediaDSP. Master Thesis, Zhejiang University, Hangzhou (in Chinese).Google Scholar
  14. Teng, Z.W., Liu, P., Lai, L.Y., 2005. Physical Design of Dual-core System-on-Chip. Proc. VLSI Design and Video Technology 2005. Zuzhou, China, p.36–39. [doi:10.1109/IWVDVT.2005.1504458]Google Scholar
  15. Teng, Z.W., 2006. Research on Physical Design of Media SoC/IP. Master Thesis, Zhejiang University, Hangzhou (in Chinese).Google Scholar
  16. Tutuianu, B., Dartu, F., Pileggi, L., 1996. An Explicit RC-circuit Delay Approximation Based on the First Three Moments of the Impulse Response. Proc. 33rd DAC. Las Vegas, Nevada, USA, p.611–616.Google Scholar
  17. Warnock, J.D., Keaty, J.M., Petrovick, J., Clabes, J.G., Kircher, C.J., Krauter, B.L., Restle, P.J., Zoric, B.A., Anderson, C.J., 2002. The circuit and physical design of Power4 microprocessor. IBM J. Research & Development, 46(1):27–51. [doi:10.1147/rd.461.0027]CrossRefGoogle Scholar
  18. Wu, S.W., Chang, Y.W., 2004. Efficient Power/Ground Network Analysis for Power Integrity-Driven Design Methodology. DAC 2004. San Diego, CA, p.177–180.Google Scholar
  19. Xiao, Z.B., Liu, P., Yao, Y.B., Yao, Q.D., 2006. Optimizing pipeline for a RISC processor with multimedia extension ISA. J. Zhejiang Univ. Sci. A, 7(2):269–274. [doi:10.1631/jzus.2006.A0269]CrossRefMATHGoogle Scholar
  20. Yim, J.S., Bae, S.O., Kyung, C.M., 1999. A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs. DAC 1999. New Orleans, LA, USA, p.766–771.Google Scholar
  21. Zhu, Q.K., Chan, T.W., 2001. Delay/Slope Budgeting for Clock Buffer Cell Design. Proc. 8th International Conference on Electronics, IEEE Circuits and Systems. Valetta, Malta, 1:417–420.Google Scholar

Copyright information

© Springer-Verlag 2007

Authors and Affiliations

  1. 1.Department of Information Science & Electronic EngineeringZhejiang UniversityHangzhouChina

Personalised recommendations