Figure 5.From: Material engineering for silicon tunnel field-effect transistors: isoelectronic trap technology(a) Schematic representation of an N-type TFET fabricated on an SOI wafer.[27] (b) I - V curves of the control TFET, which does not incorporate IET, and IET-TFET.[27]Back to article page