We identified two causes of source/drain (S/D) series resistance (Rs) in bottom-contact (BC) pentancene thin-film transistors (TFTs). One is mixed-phase pentacene grown in the blurred- edge region of Au electrodes and the other is the semi-insulating pentacene region between the Au electrode and the carrier-accumulating layer. A novel Au S/D electrode structure with a self-assembled monolayer (SAM) adhesion layer enables direct injection of carriers into the accumulating layer and markedly reduces Rs for unit gate width (RsW) to 6 MΩ µm. BC TFTs with this electrode structure showed extrinsic field-effect mobility as high as 1.1 cm2/Vs.
This is a preview of subscription content, access via your institution.
Buy single article
Instant access to the full article PDF.
Tax calculation will be finalised during checkout.
P. V. Necliudov, M. S. Shur, D. J. Gundlach, and T. N. Jackson, Solid-State Electronics 47 2003 259–262.
I. Kymissis, C. D. Dimitrakopoulos, and S. Purushothaman, IEEE transactions on Electron Devices, Vol. 48, No. 6, June 2001.
We would like to thank Drs. K. Tsukakoshi and I. Yagi for valuable discussions, Mr. N. Kimura for experimental supports, and Mr. S. Tanaka for a providing FIB-SIM image.
About this article
Cite this article
Noda, M., Yoneya, N., Hirai, N. et al. Two causes of source/drain series resistance in bottom-contact pentacene thin-film transistors. MRS Online Proceedings Library 814, 225–230 (2004). https://doi.org/10.1557/PROC-814-I4.4