Advanced Ion Implantation Technology for High Performance Transistors

Abstract

Cryo-implantation technology is proposed for reducing crystal defects in Si substrates. The substrate temperature was controlled to be below at -160°C during ion implantation. No dislocation was observed in the implanted layer after rapid thermal annealing. Pn junction leakage was successfully reduced by one order of magnitude as compared with room temperature implantation. Precise dose control is indispensable in channel region of high performance MOSFETs. In order to improve the precision of implanted dose, chip size implantation technology without photoresist mask was developed. In this technology, chip-by-chip implantation can be carried out by step-and-repeat wafer stage, and different implantation conditions are available in the same wafer independent of wafer size.

This is a preview of subscription content, access via your institution.

References

  1. 1.

    T. Suzuki, H. Yamaguchi, S. Ohzono, N. Natsuaki, Ext.Abst.of the 22nd Int.Conf.on Solid State Device and Materials (1990) pp. 1163–1164.

    Google Scholar 

  2. 2.

    M. Takakura, T. Kinoshita, T. Uranishi, S. Miyazaki, M. Koyanagi, and M. Hirose, Ext.Abst.of the 1991 Int.Conf. on Solid State Device and Materials (1991) pp. 219–221.

    Google Scholar 

  3. 3.

    M. Kase, Y. Kikuchi M. Kimura, H. Mori, and R. B. Liebert, J. Appl. Lett., 75 (1994) pp. 3358–3364

    CAS  Google Scholar 

  4. 4.

    A. Murakoshi, K. Suguro, M. Iwase, M. Tomita, and K. Okumura, Mat. Res. Soc. Symp. Proc. vol. 610 (MRS, Pittsburg, 2001) B3.8.

    Article  Google Scholar 

  5. 5.

    T. Shibata, K. Suguro, K. Sugihara, H. Mizuno, A. Yagishita, T. Saito, and K. Okumura, IEDM Tech. Dig. (IEEE, New York, 2000) p. 869.

    Google Scholar 

  6. 6.

    G. D. Watkins, Mat. Res. Soc. Symp. Proc. vol. 469 (MRS, Pittsburg, 1997) pp. 139–150.

    CAS  Article  Google Scholar 

  7. 7.

    T. Nishihashi, K. Kashimoto, J. Fujiyama, Y. Sakurada, T. Shibata, K. Suguro, K. Sugihara, and K. Okumura, Abstract of EIPBN 2001.

    Google Scholar 

Download references

Author information

Affiliations

Authors

Corresponding author

Correspondence to Katsuya Okumura.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Suguro, K., Murakoshi, A., Iinuma, T. et al. Advanced Ion Implantation Technology for High Performance Transistors. MRS Online Proceedings Library 669, 13 (2001). https://doi.org/10.1557/PROC-669-J1.3

Download citation