Electrical and Physical Characterization of Ultrathin Silicon Oxynitride Gate Dielectric Films Formed by the Jet Vapor Deposition Technique

Abstract

This paper describes the electrical and physical characteristics of ultrathin Jet Vapor Deposited (JVD) Silicon Oxynitride films. Capacitance-Voltage measurements indicate an equivalent oxide thickness (EOT) of less than 2 nm, taking into account the quantum-mechanical correction. These films have leakage currents almost two orders of magnitude lower than thermal oxide of the same equivalent thickness. Measurements on NMOSFETs with 0.15 urn of channel length demonstrate excellent electrical properties, including high drive currents (~0.5 mA/(μm @ Vd=Vg–Vt=1.5 V), low sub-threshold swings (~72 mV/decade), and high transconductance (-0.36 mS/um @ Vd=1.5 V). These films were also analyzed using a variety of physico-chemical methods, including Total X-ray Fluorescence (TXRF), Atomic Force Microscopy (AFM), Nuclear Reaction Analysis (NRA), Low Energy (500 eV) Secondary Ion Mass Spectrometry (SIMS), and Transmission Electron Microscopy (TEM). Surface metal concentrations of less than IO11 atoms/cm2 were measured from the TXRF analysis. The micro-roughness values for these films varied between 0.15–0.17 nm as measured by AFM. Low energy (500 eV) SIMS and NRA indicate high [N] near the top as well as throughout the bulk of the film, and a significant amount of [O] near the top of the film. High Resolution TEM pictures show a very uniform film with a physical thickness of 2.8 ± 0.1 nm, which yields an effective dielectric constant of 5.5, consistent with these types of oxynitride films.

This is a preview of subscription content, access via your institution.

References

  1. 1.

    K.F. Schuegraf, D. Park and C. Hu, IEDM Tech. Dig., 609 (1994).

  2. 2.

    Y. Taur and E.J. Nowak, IEDM Tech. Dig., 215 (1997).

  3. 3.

    S.-H. Lo, D.A. Buchanan, Y. Taur and W. Wang, IEEE Electron Device Lett. 18, 209 (1997).

    CAS  Article  Google Scholar 

  4. 4.

    The National Technology Roadmap for Semiconductors, (SIA, Santa Clara, CA, 1997), p.71.

  5. 5.

    C. Parker, G. Lucovsky and J. Hauser, IEEE Electron Device Lett. 19, 106 (1998).

    CAS  Article  Google Scholar 

  6. 6.

    G. Lucovsky, H. Niimi, Y. Wu, C.R. Parker and J.R. Hauser, J. Vac. Sci. Technol. A16, 1721 (1998).

    Article  Google Scholar 

  7. 7.

    S.C. Song, H.F. Luan, Y.Y. Chen, M. Gardner, J. Fulford, M. Allen and D.L. Kwong, IEDM Tech. Dig., 373 (1998).

  8. 8.

    S.C. Song, C.H. Lee, H.F. Luan, D.L. Kwong, M. Gardner, J. Fulford, M. Allen, J. Bloom and R. Evans in Ultrathin SiO2 and High-K Materials for ULSI Gate Dielectrics, edited by H.R. Huff, C.A. Richter, M.L. Green, G. Lucovsky, and T. Hattori (Mat. Res. Soc. Symp. Proc. 567, Warrendale, PA, 1999) pp. 65–70.

  9. 9.

    S.V. Hattangady, D.T. Grider, R. Kraft, W-T. Shiau, M. Douglas, P. Nicollian, M. Rodder, G.A. Brown, A. Chatterjee, J. Hu, S. Aur, H.-L. Tsai, R.A. Chapman, R.H. Eklund, I-C. Chen and M.F. Pas in Microelectronic Device Technology I1, SPIE Proceedings Series V. 3506, Bellingham, WA, 1998, p. 30.

  10. 10.

    X.W. Wang, Y. Shi, T.P. Ma, G.J. Cui, T. Tamagawa, J. Golz, B. Halpern and J. Schmitt, 1995 Symp. VLSI Technol. Dig. Tech. Papers, 109 (1995).

  11. 11.

    T. P. Ma, IEEE Trans. Electron Dev. 45, 680 (1998).

    CAS  Article  Google Scholar 

  12. 12.

    X. Guo and T.P. Ma, IEEE Electron Device Lett. 19, 207 (1998).

    CAS  Article  Google Scholar 

  13. 13.

    S.-H. Lo, D.A. Buchanan and Y. Taur, IBM J. Res. Develop. 43, 327 (1999).

    CAS  Article  Google Scholar 

  14. 14.

    J.H. Stathis and D.J. DiMaria, IEDM Tech. Dig., 167 (1998).

  15. 15.

    S. Wolf, Silicon Processing for the VLSI Era, Volume 3–The Submicron MOSFET, 1st ed. (Lattice Press, Sunset Beach, CA, 1995), pp. 196–201.

    Google Scholar 

Download references

Acknowledgments

The authors would like to thank the following materials’ analysts at SEMATECH: Chris Sparks for the TXRF data, Asmita Shah for the AFM analysis, Joe Bennett for the SIMS measurements and Duane Brazeau for TEM sample preparation. We appreciate the assistance of the ATDF personnel at SEMATECH in fabricating the device wafers.

Author information

Affiliations

Authors

Corresponding author

Correspondence to A. Karamcheti.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Karamcheti, A., Watt, V.H.C., Luo, T.Y. et al. Electrical and Physical Characterization of Ultrathin Silicon Oxynitride Gate Dielectric Films Formed by the Jet Vapor Deposition Technique. MRS Online Proceedings Library 592, 307–315 (1999). https://doi.org/10.1557/PROC-592-307

Download citation