Abstract
This paper describes an application of process and device simulation programs in the study of substrate current generated by hot-carrier effect in submicron p-channel MOSFET devices. The impact ionization model for holes was calibrated for accurate simulation of substrate current in submicron devices, and an expression for the impact ionization rate of holes in silicon is obtained. The simulated substrate current for 0.57, 0.73 and 1.13 μm devices obtained by the optimized expression agrees very well with the measured data. The optimized impact ionization expression was also used to simulate the effect of p- Lightly Doped Drain impurity profile on substrate current, and the simulated peak substrate current and the corresponding maximum lateral channel electric field as a function of p- dose and length are presented.
Similar content being viewed by others
References
R. Izawa and E. Takeda, IEEE Electron Device Lett. EDL-8, 480 (1987).
TMA MEDICI, Version 2, (Technology Modeling Associates, Inc., Palo Alto, 1992).
A.G. Chynoweth, Phys. Rev. 109, 1537 (1958).
R. Van Overstraeten and H. De Man, Solid-St. Electron. 13, 583 (1970).
S. Saha, C.S. Yeh, and B. Gadepally, Solid-St. Electron. 36, 1486 (1993).
Ph. Lindorfer, National Semiconductor Report No. FY92/8901/PDS/002, 1992.
NASPET, (National Semiconductor Corp. Santa Clara, 1994).
S. Saha, Solid-St. Electron. 37, 1786 (1994).
T. C. Ong, P.K. Ko, and C. Hu, IEEE Electron Device Lett. EDL-8, 413 (1987).
H. Katto, K. Okuyama, S. Meguro, R. Nagai, and S. Ikeda, Proc. IEDM, 774 (1984).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Saha, S., Yeh, C.S., Lindorfer, P. et al. Hot-Carrier Effect in Submicron pMOSFETs. MRS Online Proceedings Library 391, 21 (1995). https://doi.org/10.1557/PROC-391-21
Published:
DOI: https://doi.org/10.1557/PROC-391-21