Fabrication and Properties of Single, Double, and Triple Gate Polycrystalline-Silicon Thin Film Transistors


Polysilicon based Thin Film Transistors (poly-Si TFT’s) with superior electrical performance can be achieved by maximizing the number of intrinsic point defect injected into the material during high temperature processing. These point defects will migrate to grain boundaries (GB’s), enhance their mobility by facilitating climb, and allow the boundary to achieve a low energy configuration with a minimum of electrically active broken bonds. Proper processing of poly-Si TFT’s therefore requires a redesign of the conventional processing cycle where, working with single crystal silicon, one minimizes the concentration of intrinsic point defects which otherwise precipitate out as Oxidation induced Stacking Faults (OSF’s).

TFT’s were fabricated under nine different processing cycles to study the relationship between device performance and fabrication conditions. Device performance increased with higher gate oxidation temperature, elimination of HCl flow during gate oxidation, post hydrogenation, and multiple gates. Using conventional MOS processing steps only, n-type (p-type) devices were fabricated, which were capable of handling 40 volts VDS with a leakage current of 2×10−11 (6×10−12) A/µm and effective electron (hole) channel mobilities of 130 (50) cm2/Vs.

This is a preview of subscription content, access via your institution.


  1. [1].

    A.I. Lakatos, “Promise and Challenge of Thin-Film Silicon Approaches to Active Matrices”, IEEE Transactions on Electron Devices,vol.ED-30,no.5, May 1983, p.525.

  2. [2].

    W.G. Hawkins, “Polycrystalline-Silicon Device Technology for Large-Area Electronics”, IEEE Transactions on Electron Devices, vol.ED-33, no.4, April 1986, pp.477–481.

  3. [3].

    W.G. Hawkins, private communication

  4. [4].

    S.S. Ahmed, DAE M. and H. Shichijo, “A Comprehensive Analytical Model of Accumulation-Mode MOSFET’s in Polysilicon Thin Films”, IEEE Transactions on Electron Devices, vol. ED-33, no. 7, July 1986, pp.973–985.

  5. [5].

    A.F.M. Anwar and A.N. Khondker,”A Model for Polysilicon MOSFET’s”, IEEE Transactions on Electron Devices, vol. ED-34, no.6, June 1987, pp.1323–1330.

  6. [6].

    K.T.-Y. Kung and R. Reif, “Polycrystalline Si Thin-Film Transistors Fabricated at <800°C; Effects of Grain Size and {110} Texture”, J. Appl. Phys, 62 (4), 15 August 1987, pp. 1503–1509.

  7. [7].

    M.D. Vaudin, B. Cunningham and D.G. Ast, “The Structure of Second and Third Order Twin Boundaries in Silicon”, Scripta Metall, 17 (1983), pp.191–198

Download references

Author information



Rights and permissions

Reprints and Permissions

About this article

Cite this article

Proano, R.E., Soave, R.J. & Ast, D.G. Fabrication and Properties of Single, Double, and Triple Gate Polycrystalline-Silicon Thin Film Transistors. MRS Online Proceedings Library 106, 317 (1987). https://doi.org/10.1557/PROC-106-317

Download citation