A fabrication method of 2-D nanostructure materials applied for forming nanothick SOI materials without using post-thinning processes is presented in this paper. The thickness of SOI layer is precisely controlled by a polysilicon layer as a sacrificial layer in the implantation step to acquire a desirable implant depth. Polysilicon layer was initially deposited on the thermal oxidized surface of silicon wafer prior to the ion implantation step with 4×1016 /cm−2, 160KeV, H2+ ions. The as-implanted wafer was contained a hydrogen-rich buried layer which depth from the top surface is less than 100 nm. Before this as-implanted wafer being bonded with a handle wafer, the polysilicon layer was removed by a wet etching method. A nanothick silicon layer was then successfully transferred onto a handle wafer under 10-minute microwave irradiation after the bonding step. The thickness of the final transferred silicon layer was 100 nm measured by transmission electron microscopy (TEM).
This is a preview of subscription content, access via your institution.
Buy single article
Instant access to the full article PDF.
Tax calculation will be finalised during checkout.
Jean-Pierre Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 3rd edition, Kluwer, Boston (2004).
Jean-Luc Pelloie and André Auberton-Hervé, “A new generation of IC processing: low-power, high-performance SOI CMOS”, Solid State Technology, Vol. 44, 63 (2001).
G. K. Celler and S. Cristoloveanu, “Frontiers of silicon-on-insulator”, J. Appl. Phys., Vol. 93, 9, p.4955 (2003).
M. Bruel, “Application of hydrogen ion beams to silicon on insulator material technology”, Nucl. Instrum. Methods Phys. Res. B., Vol. 108, p.313, (1996).
X.-Q. Feng and Y. Huang, “Mechanics of Smart-Cut® technology”, International Journal of Solids and Structures, Vol. 41, p.4299 (2004).
C. Qian and B. Terreault, “Blistering of silicon crystals by low keV hydrogen and helium ions”, J. Appl. Phys., Vol. 90, 10, p.5152 (2001).
C. Qian, B. Terreault and S.C. Gujrathi, “Layer splitting in Si by H+He ion co-implantation: channeling effect limitation at low energy”, Nucl. Instrum. Methods Phys. Res. B, Vol.175–177, p.711 (2001).
K. V. Srikrishnan et al., “Smart-Cut® process for the production of thin semiconductor material films”, US Patent 5882987 (1999).
G. T. A. Kovacs, N. I. Maluf, K. E. Petersen, “Bulk Micromachining of Silicon”, Proceedings of the IEEE, Vol. 86, No. 8, p.1536 (1998).
M. Elwenspoek, “The form of etch rate minima in wet chemical anisotropic etching of silicon”, Journal of Micromechanical and Microengineering, Vol. 6, p.405 (1996).
O. Tabata, R. Asahi, H. Funabashi, S. Sugiyama, “Anisotropic etching of silicon in (CH3)4NOH solutions”, Proceedings of the 6th International Conference on Solid-State Sensors and Actuators, p.815 (1991).
About this article
Cite this article
Huang, C.H., Chang, C.L., Yang, Y.Y. et al. Nanothick Layer Transfer of Hydrogen-Implanted Wafer Using Polysilicon Sacrificial Layer. MRS Online Proceedings Library 921, 502 (2006). https://doi.org/10.1557/PROC-0921-T05-02