Estimation of the energy consumption of digital devices represented by a composition of a control FSM and an arithmetic and logic unit

Systems Analysis and Operations Research


It is proposed to estimate the energy consumption of logic circuits implementing digital devices using the results of rapid modeling of both the structure descriptions of logic circuits and the original algorithmic descriptions of the devices by which the logic circuits are designed. The energy consumption estimation is reduced to finding power-hungry test suites that cause increased energy consumption. Two methods for the algorithmic description of digital devices are proposed. The algorithmic descriptions are used to design logic circuits that differ in energy consumption, area, and speed. The experiments show that the proper description of the device operation at the algorithmic level helps significantly reduce its energy consumption.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    J. M. Rabaey, M. A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits (Prentice Hall, Upper Saddle River, NJ, 2002).Google Scholar
  2. 2.
    A. I. Belous, I. A. Murashko, and V. S. Syakersky, “Method for minimization of power consumption when designing CMOS VLIC,” Tekhnol. Konstruir. Elektron. Appar., No. 2 (2008).Google Scholar
  3. 3.
    V. Nemudrov and G. Martin, Systems on Crystals. Design and Development (Tekhnosfera, Moscow, 2004) [in Russian].Google Scholar
  4. 4.
    A. Ghosh, S. Devadas, K. Keutzer, and J. White, “Estimation of average switching activity in combinational and sequential circuits,” in Proceedings of the 29th ACM/IEEE Design Automation Conference, Anaheim, California, USA, 1992.Google Scholar
  5. 5.
    K. Roy and S. C. Prasad, Low Power CMOS VLSI Circuit Design (Wiley, New York, 2000).Google Scholar
  6. 6.
    T. N. Grzes and V. V. Solov’ev, “Minimization of power consumption of finite state machines by splitting their internal states,” J. Comput. Syst. Sci. Int. 54, 367 (2015).CrossRefMATHGoogle Scholar
  7. 7.
    P. N. Bibilo and A. L. Solov’ev, “An estimation of power consumption of combinational CMOS circuits on the base of logical simulation taking into consideration the element time delay,” Upravl. Sist. Mashiny, No. 6, 34–41 (2014).Google Scholar
  8. 8.
    S. A. Maiorov and G. I. Novikov, Structure of Electronic Computers (Mashinostroenie, Leningrad, 1979) [in Russian].Google Scholar
  9. 9.
    I. Skliarova, V. Sklyarov, and A. Sudnison, Design of FPGA-Based Circuits using Hierarchical Finite State Machines (TUT Press, Tallinn, 2012).Google Scholar
  10. 10.
    A. A. Ivanyuk, Design of Embedded Digital Devices and Systems (Bestprint, Minsk, 2012) [in Russian].Google Scholar
  11. 11.
    A. K. Polyakov, VHDL and VERILOG Languages in Digital Equipment Design (SOLON-Press, Moscow, 2003) [in Russian].Google Scholar
  12. 12.
    P. N. Bibilo and N. A. Avdeev, VHDL. Effective Use in Digital System Design (SOLON-Press, Moscow, 2006) [in Russian].Google Scholar
  13. 13.
    P. J. Ashenden and J. Lewis, VHDL-2008. Just the New Stuff (Morgan Kaufman, Burlington, MA, USA, 2008).Google Scholar
  14. 14.
    P. N. Bibilo, Systems for Integrated Circuit Design Based on VHDL. State CAD, ModelSim, LeonardoSpectrum (SOLON-Press, Moscow, 2005) [in Russian].Google Scholar
  15. 15.
    R. Munden, ASIC and FPGA Verification: A Guide to Component Modeling (Morgan Kaufmann, San Francisco, 2005).Google Scholar
  16. 16.
    N. A. Avdeev and P. N. Bibilo, “Estimation of energy consumption of SBIS digital block,” Sovrem. Elektron., No. 9, 46 (2009).Google Scholar
  17. 17.
    S. I. Baranov and V. A. Sklyarov, Digital Devices on Programmed BIS with Matrix Structure (Radio i Svyaz’, Moscow, 1986) [in Russian].Google Scholar

Copyright information

© Pleiades Publishing, Ltd. 2017

Authors and Affiliations

  1. 1.Joint Institute of Informatics ProblemsNational Academy of SciencesMinskBelarus

Personalised recommendations