Abstract
Consideration was given to localization of a faulty unit in the discrete device programmed in the programmable logic device. A method of localization for reduction of the testing hardware was proposed.
Similar content being viewed by others
References
Gupta, S., Feng, S., Ansari, A., et al., StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs, IEEE Trans. Comput., 2011, vol. 60, no. 1, pp. 5–19.
Banerjee, P., Sangtani, M., and Sur-Kolay, S., Floorplanning for Partially Reconfigurable FPGAs, IEEE Trans. Comput. Aided Design Integr. Circuits Syst., 2011, vol. 30, no. 3, pp. 8–17.
Tang, X. and Wang, S., A Low Hardware Overhead Self-Diagnosis Technique Using Reed-Solomon Codes for Self-Repairing Chips, IEEE Trans. Comput., 2010, vol. 59, no. 10, pp. 1309–1319.
Huang, Y.-J. and Li, J.-F., Built-in Self-Repair Scheme for the TSVs in 3-D Ics, IEEE Trans. Comput. Aided Design Integr. Circuits Syst., 2012, vol. 31, no. 10, pp. 1600–1612.
Aksenova, G.P., Control-ready Architecture for Self-testing in Programmable Logical Matrix Structures, Autom. Remote Control, 2010, vol. 71, no. 12, pp. 2633–2643.
Yarmolik, V.N., Kontrol’ i diagnostika tsifrovykh uzlov EVM (Testing and Diagnosis of the Computer Digital Units), Minsk: Nauka i Tekhnika, 1988.
Author information
Authors and Affiliations
Additional information
Original Russian Text © G.P. Aksenova, 2013, published in Avtomatika i Telemekhanika, 2013, No. 9, pp. 119–124.
Rights and permissions
About this article
Cite this article
Aksenova, G.P. A matrix method for PLD failure localization. Autom Remote Control 74, 1525–1529 (2013). https://doi.org/10.1134/S0005117913090087
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S0005117913090087