Abstract
Organization of functional checking of combinational circuits based on application of modified sum codes is studied. These codes refer to classes of codes with weighted digits and weighted carriers. Properties of codes and techniques for realization of check-out equipment are defined.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Sogomonayn, E.S. and Slabakov, E.V., Samoproveryaemye ustroistva i otkazoustoichivye sistemy (Self-testing Devices and Failure-free Systems), Moscow: Radio i Svyaz’, 1989.
Sapozhnikov, V.V. and Sapozhnikov, Vl.V., Samoproveryaemye diskretnye ustroistva (Self-testing Discrete Devices), St. Petersburg: Energoatomizdat, 1992.
Goessel, M. and Graf, S., Error Detection Circuits, London: McGraw-Hill, 1994.
Sogomonyan, E.S., Design of Built-in Self-testing Circuits for Self-testing Devices, Avtom. Telemekh., 1974, no. 2, pp. 121–133.
Fujivara, E., Muto, N., and Matsuoka, K., A Self-Testing Group-Rarity Prediction Checker and Its Use for Built-in-Testing, IEEE Trans. Comput., 1984, C-33, no. 8, pp. 578–583.
Fujivara, E. and Yamamoto, A., Parity-Scan Design to Reduce the Cost of Test Application, Proc. IEEE Test Conf., 1992, pp. 283–292.
Sogomonyan, E.S. and Goessel, M., Self-Testing and Self-Checking Combinational Circuits With Weakly Independent Outputs, Proc. 10 IEEE VLSI Test Sympos., Atlantic City, 1992, pp. 298–303.
Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Trokhov, B.G., Design of Asynchronous FInite Automata with Failure Detection, Avtom. Telemekh., 1977, no. 4, pp. 139–148.
Sapozhnikov, V.V. and Sapozhnkov, Vl.V., Design of Fully Self-testing Asynchronous Automata, Avtom. Telemekh., 1979, no. 1, pp. 154–166.
Goessel, M., Morozov, A.A., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., Construction of Combinational Self-testing Devices with Monotone Independent Outputs, Avtom. Telemekh., 1994, no. 7, pp. 148–160.
Jha, N.K. and Wang, S.J., Design and Synthesis of Self-checking VLSI circuits, IEEE Trans. Comput. Aided-Design., 1993, no. 6, pp. 878–887.
Potin, O., Dufaza, Ch., and Landrault, Ch., A New Scheme for Off-Line and On-Line Testing with ABC and Berger Encoding, Proc. 4 IEEE Int. On-line Testing Workshop, Capri, 1998, pp. 71–75.
Sapozhnikov, V.V., Sapozhnikov, Vl.V., Goessel, M., et al., A Method of Constructing Combinational Self-testing Devices with Detection of All Single Failures, Elektron. Modelir., 1998, no. 6, pp. 70–80.
Das, D. and Touba, N.A., Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes, 16 IEEE VLSI Test Sympos., Monterey, California, 1998, pp. 309–315.
Sapozhnikov, V.V., Sapozhnikov, Vl.V., Dmitriev, A.V., et al., Organization of Functional Checking of Combinational Circuits by the Logic Complement Method, Elektron. Modelir., 2002, no. 6, pp. 52–66.
Goessel, M., Morozov, A.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., Logical Complement-A New Method of Checking the Combinational Schemes, Avtom. Telemekh., 2003, no. 1, pp. 167–176.
Morozov, A., Saposhnikov, V.V., Saposhnikov, Vl.V., et al., New Self-checking Circuits by Use of Bergercodes, 6 IEEE Int. On-Line Testing Workshop, Palma de Mallorca, 2000, pp. 141–146.
Goessel, M., Morozov, A.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., Checking Combinational Circuits by the Method of Logic Complement, Avtom. Telemekh., 2005, no. 8, pp. 161–172.
Berger, J.M., A Note on Error Detecting Codes for Asymmetric Channels, Informat. Control, 1961, vol. 4, pp. 68–73.
Piestrak, S.J., Design of Self-Testing Checkers for Unidirectional Error Detecting Codes, Wroclaw: Techn. Univ., 1995.
Saposhnikov, V.V., Morozov, A., Saposhnikov, Vl.V., and Goessel, M., A New Design Method for Self-Checking Unidirectional Combinational Circuits, J. Electron. Testing, 1998, no. 12, pp. 41–53.
Das, D. and Touba, N., Weight-based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits, Proc. 17 IEEE Test Simpos., California, 1999, pp. 370–376.
Saposhnikov, V.V. and Saposhnikov, Vl.V., New Code for Fault Detection in Logic Circuits, Proc. 4 Int. Conf. Unconventional Electromechanical and Electrical Syst., St. Petersburg, 1999, pp. 693–696.
Das, D., Touba, N.A., Seuring, M., et al., Low Cost Concurrent Error Detection Based on Modulo Weight-based Codes, Proc. 6 IEEE Int. On-line Testing Workshop, Palma de Mallorca, 2000, pp. 171–176.
Author information
Authors and Affiliations
Additional information
Original Russian Text © V.B. Mekhov, V.V. Sapozhnikov, Vl.V. Sapozhnikov, 2008, published in Avtomatika i Telemekhanika, 2008, No. 8, pp. 153–165.
Rights and permissions
About this article
Cite this article
Mekhov, V.B., Sapozhnikov, V.V. & Sapozhnikov, V.V. Checking of combinational circuits basing on modification sum codes. Autom Remote Control 69, 1411–1422 (2008). https://doi.org/10.1134/S0005117908080134
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S0005117908080134