Skip to main content
SpringerLink
Log in

Design of the EPLD-based reconfigurable fault-tolerant systems with cell-level redundancy

  • Technical Diagnostics
  • Published:
Automation and Remote Control Aims and scope Submit manuscript

Abstract

A procedure to design reconfigurable systems capable to recover their operability in the case of fault of an arbitrary EPLD cell or connection was proposed. The most important advantages of the procedure lie in the retention of the signal propagation delays guaranteeing system operability after reconfiguration, as well as in low redundancy of the fault-tolerant system which at the limit may correspond only to one standby cell. The package methods enable one to design fault-tolerant systems based on the closed intelligent core without their upgrading. Efficiency of the procedure was estimated, and possible limitations of its application were discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Karavai, M.F., Minimized Embedding of Arbitrary Hamiltonian Graphs in Fault-tolerant Graph and Reconfiguration at Faults, I. One-fault-tolerant Structures, Avtom. Telemekh., 2004, no. 12, pp. 174–189.

  2. Karavai, M.F., Minimized Embedding of Arbitrary Hamiltonian Graphs in Fault-tolerant Graph and Reconfiguration at Faults, II. Grids and k-fault-tolerance, Avtom. Telemekh., 2005, no. 2, pp. 175–189.

  3. Lach, J., Mangione-Smith, W.H., and Potkonjak, M., Low Overhead Fault-Tolerant FPGA Systems, IEEE Trans. Very Large-Scale Integrat. (VLSI) Syst., 1998, vol. 6, no. 2, pp. 212–221.

    Article  Google Scholar 

  4. Lach, J., Mangione-Smith, W.H., and Potkonjak, M., Efficiently Supported Fault-Tolerance in FPGA, in FPGA’98, Monterey, February 22–24, 1998.

  5. Jing Haung, Mehdi Baradaran Tahoori, and Lombardi, F., Routability and Fault Tolerance of FPGA Interconnect Architectures, manuscript available at www.ece.neu.edu/groups/trg/index_files/papers/fpga/ITC04_fina1.pdf.

  6. Abderrahim Doumar and Hideo Ito, Detecting. Diagnosing and Tolerating Faults in SRAM-Based Field Programmable Gate Arrays: A Survey, IEEE Trans. Very Large Scale Integrat. (VLSI) Syst., 2003, vol. 11, no. 3, pp. 386–405.

    Article  Google Scholar 

  7. Aksenova, G.P. and Khalchev, V.F., Method of Parallel-Sequential Self-testing in the Integral Circuits of the FPGA Type, Avtom. Telemekh., 2007, no. 1, pp. 163–174.

  8. Vijay Lakamraju and Tessier, R., Tolerating Operational Faults in Cluster-based FPGAs, manuscript available at www.ecs.umass.edu/ece/tessier/fpga00.pdf.

  9. Hanchek, F. and Dutt, S., Methodologies for Tolerating Cell and Interconnect Faults in FPGAs, IEEE Trans. Comput., 1998, vol. 47, pp. 15–33.

    Article  Google Scholar 

  10. Uvarov, S.S., Basic Principles of Designing the EPLD-based Fault-tolerant Systems, Radioel. Komp. Sist., 2007, no. 6, pp. 55–62.

Download references

Author information

Authors and Affiliations

  1. Trapeznikov Institute of Control Sciences, Russian Academy of Sciences, Moscow, Russia

    S. S. Uvarov

Authors
  1. S. S. Uvarov
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

Original Russian Text © S.S. Uvarov, 2007, published in Avtomatika i Telemekhanika, 2007, No. 9, pp. 176–189.

This work was supported by the Russian Foundation for Basic Research, project no. 05-08-01388.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Uvarov, S.S. Design of the EPLD-based reconfigurable fault-tolerant systems with cell-level redundancy. Autom Remote Control 68, 1631–1642 (2007). https://doi.org/10.1134/S0005117907090172

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S0005117907090172

PACS number

Search

Navigation