Russian Microelectronics

, Volume 48, Issue 3, pp 143–156 | Cite as

Logical C-Element on STG DICE Trigger for Asynchronous Digital Devices Resistant to Single Nuclear Particles

  • Yu. V. KatuninEmail author
  • V. Ya. SteninEmail author


The results of the TCAD modeling of a new CMOS logical C-element are presented. The logic element of the bulk 65-nm CMOS technology based on a modified STG DICE trigger with reduced switching delay and two inverters with the third state is designed for high-speed asynchronous CMOS-logic systems with increased noise immunity to the impacts of single nuclear particles. The transistors of the element are spaced into two groups in such a way that the collection of charge from the track of a single nuclear particle by the transistors of only one of them cannot lead to a failure of the logical state of the C-element trigger in the mode of signal transmission from the element input to the output. The noise immunity can be increased by the separation of two groups of transistors at a distance that eliminates the simultaneous impact of a single nuclear particle on both groups of transistors. The charge collection from the tracks with a linear energy transfer of 60 MeV cm2/mg does not lead to failure of the logical function of the element and to failures in the transmission of common-mode logic signals by the C-element.



  1. 1.
    Muller, D.E. and Bartky, W.S., A theory of asynchronous circuits, in Proceedings of International Symposium on the Theory of Switching, Cambridge, MA: Harvard Univ. Press, 1959, pp. 204–243.Google Scholar
  2. 2.
    Gambles, J., Hass, K., and Whitaker, S., Radiation-hardness of ultra-low power CMOS VLSI, in Proceedings of the 11th NASA International Symposium on VLSI Design, May, 2003, pp. 1–6.Google Scholar
  3. 3.
    Baker, R.J., CMOS Circuit Design, Layout, and Simulation, IEEE Press Series on Microelectronic Systems, Hoboken, NJ: Wiley, 2010, p. 351.CrossRefGoogle Scholar
  4. 4.
    Balasubramanian, A., Bhuva, B.L., Black, J.D., and Massengill, L.W., RHBD techniques for mitigating effects of single-event hits using guard-gates, IEEE Trans. Nucl. Sci., 2005, vol. 52, no. 6, pp. 2531–2535.CrossRefGoogle Scholar
  5. 5.
    Shuler, R.L., Kouba, C., and O’Neill, P.M., SEU performance of TAG based flip-flops, IEEE Trans. Nucl. Sci., 2005, vol. 52, no. 6, pp. 2550–2553.CrossRefGoogle Scholar
  6. 6.
    Shuler, R.L., Balasubramanian, A., Narasimham, B., Bhuva, B.L., O’Neill, P.M., and Kouba, C., The effectiveness of tag or guard-gates in set suppression using delay or dual-rail configurations at 0.35 μm, IEEE Trans. Nucl. Sci., 2006, vol. 53, no. 6, pp. 3428–3431.CrossRefGoogle Scholar
  7. 7.
    Shuler, R.L., Bhuva, B.L., O’Neill, P.M., Gambles, J.W., and Rezgui, S., Comparison of dual-rail and TMR logic cost effectiveness and suitability for FPGAs with reconfigurable SEU tolerance, IEEE Trans. Nucl. Sci., 2009, vol. 56, no. 1, pp. 214–219.CrossRefGoogle Scholar
  8. 8.
    Katunin, Yu.V., Stenin, V.Ya., and Stepanov, P.V., Modeling the characteristics of trigger elements of two-phase CMOS logic, taking into account the charge sharing effect under exposure to single nuclear particles, Russ. Microelectron., 2014, vol. 43, no. 2, pp. 112–124.CrossRefGoogle Scholar
  9. 9.
    Stenin, V.Ya., Simulation of the characteristics of the DICE 28-nm CMOS cells in unsteady states caused by the effect of single nuclear particles, Russ. Microelectron., 2015, vol. 44, no. 5, pp. 324–334.CrossRefGoogle Scholar
  10. 10.
    Calin, T., Nicolaidis, M., and Velazco, R., Upset hardened memory design for submicron CMOS technology, IEEE Trans. Nucl. Sci., 1996, vol. 43, no. 6, pp. 2874–2878.CrossRefGoogle Scholar
  11. 11.
    Stenin, V.Ya., Katunin, Yu.V., and Stepanov, P.V., Upset-resilient RAM on STG DICE memory elements with the spaced transistors into two groups, Russ. Microelectron., 2016, vol. 45, no. 6, pp. 419–432.CrossRefGoogle Scholar
  12. 12.
    Katunin, Yu.V. and Stenin, V.Ya., Simulation of single event effects in STG DICE memory cells, Russ. Microelectron., 2018, vol. 47, no. 1, pp. 20–33.CrossRefGoogle Scholar
  13. 13.
    Garg, R. and Khatri, S.P., Analysis and Design of Resilient VLSI Circuits: Mitigating Soft Errors and Process Variations, New York: Springer, 2010, pp. 194–205.CrossRefGoogle Scholar
  14. 14.
    Soft Errors in Modern Electronic Systems, Nicolaidis, M., Ed., New York: Springer, 2011, pp. 35–37.Google Scholar

Copyright information

© Pleiades Publishing, Ltd. 2019

Authors and Affiliations

  1. 1.Scientific Research Institute of System Analysis, Russian Academy of SciencesMoscowRussia
  2. 2.National Research Nuclear University MEPhIMoscowRussia

Personalised recommendations