Russian Microelectronics

, Volume 48, Issue 3, pp 176–186 | Cite as

Layout Synthesis Design Flow for Special-Purpose Reconfigurable Systems-on-a-Chip

  • S. V. GavrilovEmail author
  • D. A. ZheleznikovEmail author
  • M. A. Zapletina
  • V. M. Khvatov
  • R. Zh. Chochaev
  • V. I. EnnsEmail author


A layout synthesis design flow for implementing designs on reconfigurable systems-on-chip is developed by the Institute for Design Problems in Microelectronics of Russian Academy of Sciences, in cooperation with JSC “NIIME” for special-purpose circuits produced at PJSC “Mikron”. The developed methodology includes new techniques to solve layout synthesis problems at different design flow stages, including the initial circuit decomposition, placement of logical elements, and the interconnections routing. Presented design flow makes it possible to accelerate the development of large IP blocks for reconfigurable systems-on-chip with multiple types of switching elements and system-on-chip components.



  1. 1.
    Gavrilov, S.V., Metody analiza logicheskikh korrelyatsii dlya SAPR tsifrovykh KMOP SBIS (Methods of Analysis of Logical Correlations in CAD for Digital CMOS VLSI), Moscow: Tekhnosfera, 2011.Google Scholar
  2. 2.
    Yosys Open Synthesis Suite. Version 0.8. Scholar
  3. 3.
    ABC: A System for Sequential Synthesis and Verification. Berkeley Logic Synthesis and Verification Group. Scholar
  4. 4.
    Kernighan, B.W. and Lin, S., An efficient heuristic procedure for partitioning graphs, Bell Syst. Tech. J., 1970, vol. 49, no. 2, pp. 291–307.CrossRefzbMATHGoogle Scholar
  5. 5.
    Fiduccia, C.M. and Mattheyses, R.M., A linear-time heuristic for improving network partitions, in Proceedings of the 19th Design Automation Conference DAC, Las Vegas, NV, 1982, pp. 175–181.Google Scholar
  6. 6.
    Singh, A.M. and Marek-Sadowska, M., Efficient circuit clustering for area and power reduction in FPGAs, ACM Trans. Des. Autom. Electron. Syst., 2002, vol. 7, no. 4, pp. 643–663.CrossRefGoogle Scholar
  7. 7.
    Marquardt, A., Betz, V., and Rose, J., Using cluster-based logic blocks to improve fpga speed and density, in Proceedings of the ACM Symposium on FPGAs, 1999, pp. 37–46.Google Scholar
  8. 8.
    Kirkpatrick, S., Gelatt, C.D., Jr., and Vecchi, M.P., Optimization by simulated annealing, Science (Washington, DC, U. S.), 1983, vol. 220, pp. 671–680.MathSciNetCrossRefzbMATHGoogle Scholar
  9. 9.
    Landman, B.S. and Russo, R.L., On a pin versus block relationship for partitions of logic graphs, IEEE Trans. Comput., 1971, vol. 20, no. 12, pp. 1469–1479.CrossRefGoogle Scholar
  10. 10.
    Gavrilov, S.V., Zheleznikov, D.A., Chochaev, R.Zh., and Khvatov, V.M., Partitioning algorithm based on simulated annealing for reconfigurable systems-on-chip, Probl. Razrab. Persp. Mikro- Nanoelektron. Sist., 2018, no. 1, pp. 199–204.Google Scholar
  11. 11.
    Betz, V. and Rose, J., VPR: a new packing, placement and routing tool for FPGA research, in Proceedings of the 7th International Workshop on Field–Programmable Logic and Applications, 1997, pp. 213–222.Google Scholar
  12. 12.
    Reconfigurable Computing: The Theory and Practice of FPGA–Based Computation, Hauck, S. and Dehon, A., Eds., San Francisco: Morgan Kaufmann, 2007.zbMATHGoogle Scholar
  13. 13.
    Rose, J., Snelgrove, W., and Vranesic, Z., ALTOR: an automatic standard cell layout program, in Proceedings of the Canadian Conference on VLSI, 1985, pp. 168–173.Google Scholar
  14. 14.
    Hutton, M., Adibsamii, K., and Leaver, A., Adaptive delay estimation for partitioning driven PLD placement, IEEE Trans. VLSI, 2003, vol. 11, no. 1, pp. 60–63.CrossRefGoogle Scholar
  15. 15.
    Xu, M., Grewal, G., and Areibi, S., StarPlace: a new analytic method for FPGA placement, Integration, VLSI J., 2011, vol. 44, no. 3, pp. 192–204.CrossRefGoogle Scholar
  16. 16.
    Pui, Ch.-W. and Chen, G., RippleFPGA: a routability-driven placement for large-scale heterogeneous FPGAs, in Proceedings of the 2016 IEEE/ACM International Conference on CAD, 2016, pp. 1–8.Google Scholar
  17. 17.
    Gort, M. and Anderson, J.H., Analytical placement for heterogeneous FPGAs, in Proceedings of the 22nd International Conference on Field Programmable Logic and Applications FPL, 2012, pp. 143–150.Google Scholar
  18. 18.
    Rabozzi, M., Durelli, G.C., Miele, A., Lillis, J., and Santambrogio, M.D., Floorplanning automation for partial-reconfigurable fpgas via feasible placements generation, IEEE Trans. VLSI Syst., 2017, vol. 25, no. 1, pp. 151–164.CrossRefGoogle Scholar
  19. 19.
    Ludwin, A. and Betz, V., Efficient and deterministic parallel placement for FPGAs, ACM Trans. Des. Autom. Electron. Syst., 2011, vol. 16, no. 3, p. 22.1–22.23.Google Scholar
  20. 20.
    Gavrilov, S.V., Zheleznikov, D.A., and Khvatov, V.M., Solution of interconnect trace tasks with resynthesis for reconfigurable systems-on-chip, Izv. Vyssh. Uchebn. Zaved., Elektron., 2017, vol. 22, no. 3, pp. 266–275.Google Scholar
  21. 21.
    Dees, W. and Smith, R., Performance of interconnection rip-up and reroute strategies, in Proceedings of the 18th Design Automation Conference DAC, 1981, pp. 382–390.Google Scholar
  22. 22.
    Zheleznikov, D.A., Zapletina, M.A., and Khvatov, V.M., The rip-up and reroute technique research for physical synthesis in the basis of reconfigurable SoCs, Probl. Razrab. Persp. Mikro-Nanoelektron. Sist., 2018, no. 1, pp. 188–192.Google Scholar
  23. 23.
    McMurchie, L. and Ebeling, C., PathFinder: a negotiation-based performance-driven router for FPGAs, in Proceedings of the 3rd International ACM Symposium on FPGAs, Napa Valley, CA, 1995, pp. 111–117.Google Scholar
  24. 24.
    Zheleznikov, D.A., Zapletina, M.A., and Khvatov, V.M., Solving interconnect trace tasks for reconfigurable systems-on-chip with various types of switching elements, Elektron. Tekh., Ser. 3: Mikroelektron., 2019, no. 4 (172), pp. 31–36.Google Scholar

Copyright information

© Pleiades Publishing, Ltd. 2019

Authors and Affiliations

  1. 1.Institute for Design Problems in Microelectronics, Russian Academy of SciencesZelenograd, MoscowRussia
  2. 2.Molecular Electronics Research Institute (JSC “NIIME”)Zelenograd, MoscowRussia

Personalised recommendations