Skip to main content
SpringerLink
Log in

On Improving Accuracy of the Resistor Strings Based on a New Design Technique

  • Research Paper
  • Published:
Iranian Journal of Science and Technology, Transactions of Electrical Engineering Aims and scope Submit manuscript

Abstract

This paper presents a new approach on one of the difficult domains between the boundaries of electronics and physics which is demanded in high-resolution applications such as DACs and ADCs. In the proposed differential architecture, a novel combination of two strings of resistors is employed to improve all possible random and gradient errors in a single resistor string. A proper design and construction of a resistor string structure leads to an effective improvement in the linearity behavior of resistor string digital to analog and analog to digital converters. The proposed differential structure is simulated in 0.18 µm CMOS technology as a proof of concept. Moreover, the statistical investigation of the new structure is carried out by using the MATLAB. HSPICE results as well as statistical investigations show the accuracy improvement of the resistor string for about two bits in comparison with a single conventional resistor string. Therefore, more precise reference voltages required in high accuracy applications can be provided by the presented technique.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  • Alzaher HA, Algamdi MK (2014) Employing R–0.5R networks in ultra-low biomedical active RC low-pass filters. Analog Integr Circuits Signal Process 81(2):407–416

    Article  Google Scholar 

  • Amini A, Baradaranrezaeii A, Hassanzadazar M (2018) A novel online offset-cancellation mechanism in a low-power 6-bit 2 2GS/s flash-ADC. Analog Integr Circuits Signal Process 99(2):219–229

    Article  Google Scholar 

  • Aspokeh T, Amini A, Baradaranrezaeii A, Yazdani M (2018) Low-power 13-bit DAC with a novel architecture in SA-ADC. In: 25th International conference on mixed design of integrated circuits system (MIXDES)

  • Baradaranrezaeii A, Shino O, Hadidi K, Khoei A (2015) An ultra-high-speed high-resolution low-offset low-power voltage comparator with a reliable offset cancellation method for high-performance applications in 0.18 µm CMOS technology. Analog Integr Circuits Signal Process 85(1):181–192

    Article  Google Scholar 

  • Chen CC, Lu NK, Zeng YZ (2012a) Nonlinearity analysis of double multi-bit decided folded resistor string digital-to-analog converter. Analog Integr Circuits Signal Process 74(3):643–650

    Article  Google Scholar 

  • Chen CC, Lu NK, Zeng YZ (2012b) Nonlinearity analysis of folded multi-LSB decided resistor string digital to analog converter. Analog Integr Circuits Signal Process 70(3):357–367

    Article  Google Scholar 

  • De Caro D, Coppola M, Petra N (2012) A high-speed differential resistor ladder. Microelectron J 43:433–438

    Article  Google Scholar 

  • Dutta Roy SC (2015) On resistive ladder networks for use in ultra-low frequency active-RC filters. Circuits Syst Signal Process 34:3661–3670

    Article  MathSciNet  Google Scholar 

  • Jung D-K, Jung Y-H, Yoo T, Yoon D-H, Jung B-Y, Kim T-T-H, Back K-H (2018) A 12-bit multi-channel R–R DAC using a shared resistor string scheme for area-efficient display source driver. IEEE Trans Circuits Syst 65(11):3688–3697

    Article  Google Scholar 

  • Kazeminia S, Hesamiafshar Y, Hadidi K, Khoei A (2010) On matching properties of R–2R ladders in high performance digital-to-analog converters. In: 18th Iranian conference on electrical engineering (ICEE)

  • Parmar SS, Gharge AP (2016) R–2R Ladder circuit design for 32-bit digital-to-analog converter (DAC) with noise analysis and performance parameters. In: IEEE International conference on communication and signal processing (ICCSP)

  • Parthasarathy K, Kuyel T, Yu Z, Chen D, Geiger R (2005) A 16-bit resistor string DAC with full-calibration at final test. In: International test conference. IEEE

  • Saponara S, Baldetti T, Fanucci L, Volpi E, D’Ascoli F (2010) High-level modeling of resistor string based digital-to-analog converters. Analog Integr Circuits Signal Process 66(3):407–416

    Article  Google Scholar 

  • Shi C, Wilson J, Ismail M (2001) Design techniques for improving intrinsic accuracy of resistor string DAC’s. In: International symposium on circuits and systems (ISCAS), I-400–403

Download references

Author information

Authors and Affiliations

  1. Electrical Engineering Department, Urumi Graduate Institute (UGI), Urmia, Iran

    Abdollah Amini, Mina Hassanzadazar & Ali Baradaranrezaeii

Authors
  1. Abdollah Amini
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mina Hassanzadazar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Ali Baradaranrezaeii
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Abdollah Amini.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Amini, A., Hassanzadazar, M. & Baradaranrezaeii, A. On Improving Accuracy of the Resistor Strings Based on a New Design Technique. Iran J Sci Technol Trans Electr Eng 45, 221–227 (2021). https://doi.org/10.1007/s40998-020-00354-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40998-020-00354-0

Keywords

Search

Navigation