On Mapping of Reconfigurable Hierarchical Tasks to MP-SoC-Oriented Architectures Under Real-Time and Energy Constraints

Iranian Journal of Science and Technology, Transactions of Electrical Engineering volume 45, pages207–220(2021)Cite this article

Abstract

Mapping complex hierarchical reconfigurable tasks on distributed architectures are classically an NP-hard problem. The current paper introduces a new software specification of these tasks with two-dimensional hierarchy levels DAGs. Each DAG is composed of multi-hierarchical subDAGs to specify graphs of complex software task graphs. We also propose a heuristic algorithm for mapping the new reconfigurable hierarchical model on multi-core MP-SOC architectures. In the proposed software model, an application is seen as a DAG of tasks each of which is considered as a subDAG composed of elementary functions. The proposed algorithm acts in three steps: First, we map the subDAGs at the deepest level of hierarchy into processing units (cluster of processors). Then we map each task on a particular processor. Finally we map elementary functions on processor cores. Experimental results of the proposed algorithms show an increase of performance in terms of execution time and energy consumption. Our algorithm is also efficient in terms of communication cost approved by simulation results applied to large number of tasks.

This is a preview of subscription content, access via your institution.

Access options

Buy single article

Instant access to the full article PDF.

US$ 39.95

Tax calculation will be finalised during checkout.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19

References

  1. Bapuji R, Anirban M (2016) An algorithm for partitioning community graph into sub-community graphs using graph mining techniques. In: Proceedings of 3rd international conference on advanced computing, networking and informatics. Springer India, New Delhi, pp 3–15

  2. Bruno N, Maciel P, Tavares E, Silva RMA, Andrade E (2017) Multi-objective optimization of multimedia embedded systems using genetic algorithms and stochastic simulation. Soft Comput 21:4141–4158

    Article  Google Scholar 

  3. Chen SL, Wu GS (2017) A cost and power efficient image compressor vlsi design with fuzzy decision and block partition for wireless sensor networks. IEEE Sens J 17:4999–5007

    Article  Google Scholar 

  4. Chen Q, Yin L, Wu N, El-Meligy MA, Sharaf MAF, Li Z (2019) Diagnosability of vector discrete-event systems using predicates. IEEE Access 7:147143–147155

    Article  Google Scholar 

  5. Cheng-Yen L, Chi-Bang K, Wen-Li S, Kuen LJ (2015) Compilers for low power with design patterns on embedded multicore systems. J Signal Process Syst 80:277–293

    Article  Google Scholar 

  6. Cheon Y, Wong MDF (2003) Design hierarchy-guided multilevel circuit partitioning. IEEE Trans Comput Aided Des Integr Circuits Syst 22:420–427

    Article  Google Scholar 

  7. Chniter H, Li Y, Khalgui M, Koubaa A, Li Z, Jarray F (2018) Multi-agent adaptive architecture for flexible distributed real-time systems. IEEE Access 6:23152–23171

    Article  Google Scholar 

  8. Fiduccia CM, Mattheyses RM (1982) A linear-time heuristic for improving network partitions. In: Proceedings of 19th design automation conference, pp 175–181

  9. Gharsellaoui H, Khalgui M (2019) Dynamic reconfiguration of intelligence for high behaviour adaptability of autonomous distributed discrete-event systems. IEEE Access 7:35487–35498

    Article  Google Scholar 

  10. Ghribi I, Abdallah RB, Khalgui M, Li Z, Alnowibet K, Platzner M (2018) R-codesign: Codesign methodology for real-time reconfigurable embedded systems under energy constraints. IEEE Access 6:14078–14092

    Article  Google Scholar 

  11. Grichi H, Mosbahi O, Khalgui M, Li Z (2017) RWiN: New methodology for the development of reconfigurable WSN. IEEE Trans Autom Sci Eng 14:109–125

    Article  Google Scholar 

  12. Guo Q, Li X, Wang C, Zhou X (2016) Evaluation and tradeoffs for out-of-order execution on reconfigurable heterogeneous MPSoC. IEEE Trans Very Large Scale Integr (VLSI) Syst 24:79–91

  13. Khlifi O, Mosbahi O, Khalgui M, Frey G, Li Z (2018) Modeling, simulation and verification of probabilistic reconfigurable discrete-event systems under energy and memory constraints. Iran J Sci Technol Trans Electr Eng 43:229–243

    Article  Google Scholar 

  14. Lakhdhar W, Mzid R, Khalgui M, Li Z, Frey G, Al-Ahmari A (2019) Multiobjective optimization approach for a portable development of reconfigurable real-time systems: from specification to implementation. IEEE Trans Syst Man Cybernet Syst 49:623–637

    Article  Google Scholar 

  15. Mahadevan S, Storgaard M, Madsen J, Virk K (2005) Arts: a system-level framework for modeling MPSoC components and analysis of their causality. In: 13th IEEE international symposium on modeling, analysis, and simulation of computer and telecommunication systems, pp 480–483

  16. Manna K, Teja VSS, Chattopadhyay S, Sengupta I (2015) TSV placement and core mapping for 3D mesh based network-on-chip design using extended Kernighan–Lin partitioning. In: Proceedings of 2015 IEEE computer society annual symposium on VLSI, pp 392–397

  17. Meyerhenke H, Sanders P, Schulz C (2017) Parallel graph partitioning for complex networks. IEEE Trans Parallel Distrib Syst 28:2625–2638

    Article  Google Scholar 

  18. Nguyen VTN, Kirner R (2016) Throughput-driven partitioning of stream programs on heterogeneous distributed systems. IEEE Trans Parallel Distrib Syst 27:913–926

    Article  Google Scholar 

  19. Rajan AK, Bhaiya D (2017) VLSI partitioning using parallel Kernighan Lin algorithm. In: 2017 International Conference on Communication and Signal Processing (ICCSP), pp 1897–1901

  20. Rico-Gallego JA, Lastovetsky AL, Díaz-Martín JC (2017) Model-based estimation of the communication cost of hybrid data-parallel applications on heterogeneous clusters. IEEE Trans Parallel Distrib Syst 28:3215–3228

    Article  Google Scholar 

  21. Riolo MA, Newman MEJ (2014) First-principles multiway spectral partitioning of graphs. J Complex Netw 2:121–140

    Article  Google Scholar 

  22. Singh AK, Shafique M, Kumar A, Henkel J (2016) Resource and throughput aware execution trace analysis for efficient run-time mapping on mpsocs. IEEE Trans Comput Aided Des Integr Circuits Syst 35:72–85

    Article  Google Scholar 

  23. Sun D, Chen Y, El-Meligy MA, Sharaf MAF, Wu N, Li Z (2019) On algebraic identification of critical states for deadlock control in automated manufacturing systems modeled with petri nets. IEEE Access 7:121332–121349

    Article  Google Scholar 

  24. Wang X, Khemaissia I, Khalgui M, Li Z, Mosbahi O, Zhou M (2015) Dynamic low-power reconfiguration of real-time systems with periodic and probabilistic tasks. IEEE Trans Autom Sci Eng 12:258–271

    Article  Google Scholar 

  25. Wang X, Li Z, Wonham WM (2016) Dynamic multiple-period reconfiguration of real-time scheduling based on timed des supervisory control. IEEE Trans Ind Inf 12:101–111

    Google Scholar 

  26. Wozniak A, Piergiovanni E, Mraidha S, Natale D, Babau H, Lemarchand J, Gerard L (2013) A two-step optimization technique for functions placement, partitioning, and priority assignment in distributed systems. In: Proceedings of the 14th ACM SIGPLAN/SIGBED conference on languages, compilers and tools for embedded systems, LCTES ’13, New York, NY, USA. ACM, pp 121–132

  27. Yang L, Liu W, Jiang W, Li M, Yi J, Sha EH (2016) Application mapping and scheduling for network-on-chip-based multiprocessor system-on-chip with fine-grain communication optimization. IEEE Trans Very Large Scale Integr (VLSI) Syst 24:3027–3040

  28. Yang L, Li Z, Giua A (2020) Containment of rumor spread in complex social networks. Inf Sci 506:113–130

    MathSciNet  Article  Google Scholar 

  29. Zan X, Wu Z, Guo C, Yu Z (2020) A pareto-based genetic algorithm for multi-objective scheduling of automated manufacturing systems. Adv Mech Eng 12(1):1687814019885294

    Article  Google Scholar 

  30. Zhang L, Qiu M, Tseng W-C, Sha EH-M (2010) Variable partitioning and scheduling for mpsoc with virtually shared scratch pad memory. J Signal Process Syst 58:247–265

    Article  Google Scholar 

Download references

Author information

Affiliations

  1. School of Electrical and Information Engineering, Jinan University (Zhuhai Campus), Zhuhai, 519070, China

    Ines Ghribi & Mohamed Khalgui

  2. National Institute of Applied Sciences and Technology, University of Carthage, 1080, Tunis, Tunisia

    Ines Ghribi, Riadh Ben Abdallah & Mohamed Khalgui

  3. Faculty of Mathematical, Physical and Natural Sciences, University of Tunis-El Manar, 2092, Tunis, Tunisia

    Ines Ghribi

  4. Institute of Systems Engineering, Macau University of Science and Technology, Taipa, 999078, Macau, China

    Zhiwu Li

Authors
  1. Ines Ghribi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Riadh Ben Abdallah
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mohamed Khalgui
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Zhiwu Li
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohamed Khalgui.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Ghribi, I., Ben Abdallah, R., Khalgui, M. et al. On Mapping of Reconfigurable Hierarchical Tasks to MP-SoC-Oriented Architectures Under Real-Time and Energy Constraints. Iran J Sci Technol Trans Electr Eng 45, 207–220 (2021). https://doi.org/10.1007/s40998-020-00343-3

Download citation

Keywords

  • Embedded system
  • Hierarchical real-time task
  • Mapping
  • MP-SOC platform
  • Energy constraint