In this paper, we have incorporated the novel concept of gate material engineering in a three-dimensional tri-gate TFET structure with SiO2/HfO2-stacked gate oxide to reap the dual benefits of triple gate material and dielectric engineering in a single device. A detailed 3D analytical modeling of electrostatic potential distribution and electric field of the proposed structure is developed here solving 3D Poisson’s equation with suitable boundary conditions. Tunneling current is then extracted by integrating the band-to-band tunneling generation rate over the volume of the device. A comprehensive performance analysis of the present structure is analyzed in terms of potential profile, electric field and ON-current characteristics of the device by varying several parameters such as channel length, channel thickness, oxide thickness, applied gate and drain bias voltages. An overall performance comparison of the proposed structure with dual and single gate material equivalent tri-gate TFET structures with and without high-k gate stack is also demonstrated to explore the functional efficiency of the present structure. The results of the derived analytical model are compared with SILVACO ATLAS simulated data verifying the accuracy of our model in order to validate it for establishing the superiority of the structure.
This is a preview of subscription content, log in to check access.
Buy single article
Instant access to the full article PDF.
Price includes VAT for USA
Subscribe to journal
Immediate online access to all issues from 2019. Subscription will auto renew annually.
This is the net price. Taxes to be calculated in checkout.
S Bangsaruntip, G M Cohen A Majumdar Sleight J W IEEE Electron Device Lett.31 903 (2010)
K K Young IEEE Trans. Electron Devices36 399 (1989)
T Skotnicki, G Merckel, T Pedron IEEE Electron Device Lett.9 109 (1988)
A O Adan, T Naka, A Kagisawa, H Shimizu in SOI Conf. 1998, Proceedings, 1998 IEEE International (1998), p 9
P Banerjee, A Mahajan, S K Sarkar, Devices for Integrated Circuit (DevIC), 2017 (2017), p 437
P Banerjee, S K Sarkar, J. Comput. Electron. 16 631 (2017)
K K Bhuwalka, J Schulze, I Eisele IEEE Trans. Electron. Devices52 909 (2005)
T Nirschl, J Fischer, M Fulde, A Bargagli-Stoffi, M Sterkel, J Sedlmeir, C Weber, R Heinrich, U Schaper, J Einfeld, et al Solid-State Electron. 50 44 (2006)
A C Seabaugh, Q Zhang Proc IEEE98 2095 (2010)
A M Ionescu, K Boucart, K E Moselund, V Pott, D Tsamados, in Semiconductor Conference, 207, CAS 2007. International, vol 2 (2007) p 397
K Goplakrishnan, P B Griffin, J DPlummer, in Electron Devices Meeting. IEDM’02. International (2002) p 289
H C Nathanson, W E Newell, R A Wickstrom, J R Davis IEEE Trans. Electron Devices14 117 (1967)
W Y Choi, B G Park, J D Lee, T J K Liu IEEE Electron Device Lett.28 743 (2007)
S B Rahi, B Ghosh, P Asthana J. Semicond. 35 114005 (2014)
B Ghosh, M W Akram IEEE Electron. Device Lett. 34 584 (2013)
N Patel, A Ramesha, S Mahapatra Microelectron. J. 39 1671 (2008)
R Vishnoi, M J Kumar IEEE Trans. Electron Devices61 2264 (2014)
D B Abdi, M J Kumar (2014) IEEE J. Electron Devices Soc. 2 187 (2014)
S Kumar, E Goel, K Singh, B Singh, M Kumar, S Jit IEEE Trans. Electron Devices63 3291 (2016)
S Kumar, E Goel, K Singh, B Singh, P KSingh, K Baral, S Jit IEEE Trans. Electron Devices64 960 (2017)
S Kumar, K Singh, S Chander, E Goel, P K Singh, K Baral, B Singh, S Jit IEEE Trans. Electron Devices65 331 (2018)
H Ghanatian, S E Hosseini, J. Comput. Electron.15 508 (2016)
P Saha, S Sarkhel, S K Sarkar IEEE Tech. Rev. p 1 (2018)
H Wang, S Chang, Y Hu, H He, J He, Q Huang, F He, G Wang IEEE Electron Device Lett. 35 798 (2014)
E Goel, S Kumar, K Singh, B Singh, M Kumar, S Jit IEEE Trans. Electron Devices63 966 (2016)
P Banerjee, S K Sarkar IEEE Trans. Electron Devices64 368 (2017)
E Kane J. Phys. Chem. Solids12 181 (1960)
C Schulte-Braucks, S Richter, L Knoll, L Selmi, Q-T Zhao, S Mantl in Solid State Device Research Conference (ESSDERC), 2014 44th European (IEEE, 2014) p 178
R Vishnoi, M J Kumar IEEE Trans. Electron Devices61 2599 (2014)
N Bagga, S Dasgupta IEEE Trans. Electron Devices 64 606 (2017)
P Wu, J Zhang, L Zhang, Z Yu in Simulation of Semiconductor Processes and Devices (SISPAD), 2015 International Conference on (IEEE, 2015) p 317
ATLAS: 2-D Device Simulator, SILVACO Int., Santa Clara, CA, USA 2013
J Knoch, J Appenzeller in Device Research Conference Digest, 2005, DRC’05, 63rd, vol 1 (IEEE, 2005) p 153
One of the authors, Priyanka Saha thankfully acknowledges this publication as an outcome of the R&D work undertaken project under the Visvesvaraya PhD Scheme of Ministry of Electronics & Information Technology, Government of India, being implemented by Digital India Corporation.
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
About this article
Cite this article
Dash, D.K., Saha, P., Mahajan, A. et al. 3D analytical modeling and electrical characteristics analysis of gate-engineered SiO2/HfO2-stacked tri-gate TFET. Indian J Phys 94, 219–232 (2020). https://doi.org/10.1007/s12648-019-01446-2
- 3D modeling
- Triple metal
- Kane’s model
- Gate stack