Skip to main content

Advertisement

SpringerLink
Log in

Efficient reference frame compression scheme for video coding systems: algorithm and VLSI design

  • Original Research Paper
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

One of the most concerning issues in current video coding systems relies on the bottleneck caused by the intense external memory access required by motion estimation. As memory access affects directly the energy consumption, this problem becomes more evident when battery-powered devices are considered. In this sense, this article presents the Double Differential Reference Frame Compressor (DDRFC), which is a low-complexity and lossless solution to compress the reference frames before storing them in the external memory. The DDRFC performs intra-block double differential coding over 64 × 64-sample blocks to prepare the data for a static Huffman coding. The DDRFC guarantees block-level random access by avoiding data dependencies between neighboring blocks. It reaches an average compression ratio of 69 % for luminance samples for 1080 p video sequences, outperforming any lossless reference frame compressor available in the current literature. Hardware architectures for both the DDRFC encoder and decoder were designed and synthesized targeting FPGA and ASIC 180 and 65-nm standard cells libraries. The synthesis results show that with 65 nm, the DDRFC architectures are able to process 2160 p video at 30 FPS or 1080 p at 120 FPS with a power dissipation of 5.01 mW. The DDRFC codec reaches more than 68 % of energy savings when considering memory communication for HD and UHD video processing.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

References

  1. Cisco: Cisco Visual Networking Index: Global Mobile Data Traffic Forecast Update, 2013–2018 (2014)

  2. ITU-T: Recommendation H.265: High Efficiency Video Coding, Audiovisual and Multimedia Systems (2013)

  3. ITU-T: International Telecommunication Union. Recommendation H.264 (01/12): Advanced Video Coding for Generic Audiovisual Services (2012)

  4. Ohm, J.-R., Sullivan, G.J., Schwarz, H., Tan, T.K., Wiegand, T.: Comparison of the coding efficiency of video coding standards—including high efficiency video coding (HEVC). IEEE Trans. Circuits Syst. Video Technol. 22(12), 1669–1684 (2012)

    Article  Google Scholar 

  5. Shafique, M., Henkel, J.: Low power design of the next-generation high efficiency video coding. In: Asia and South Pacific Design Automation Conference, Singapore (2014)

  6. Zatt, B., Shafique, M., Sampaio, F., Agostini, L., Bampi, S., Henkel, J.: Run-time adaptive energy-aware motion and disparity estimation in multiview video coding. In: Design Automation Conference, San Diego, pp. 1026–1031 (2011)

  7. Tikekar, M., Huang, C.-T., Juvekar, C., Sze, V., Chandrakasan, A.P.: A 249-Mpixel/s HEVC video-decoder chip for 4 K ultra-HD applications. IEEE J. Solid-State Circuits 49(1), 61–72 (2014)

    Article  Google Scholar 

  8. Bossen, F., Bross, B., Suhring, K., Flynn, D.: HEVC complexity and implementation analysis. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1685–1696 (2012)

    Article  Google Scholar 

  9. Tuan, J.-C., Chang, T.-S., Jen, C.-W.: On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture. IEEE Trans. Circuits Syst. Video Technol. 12(1), 61–72 (2002)

    Article  Google Scholar 

  10. Chen, C.-Y., Huang, C.-T., Chen, Y.-H., Chen, L.-G.: Level C+ data reuse scheme for motion estimation with corresponding coding orders. IEEE Trans. Circuits Syst. Video Technol. 16(4), 553–558 (2006)

    Article  Google Scholar 

  11. Ivanov, Y.V., Moloney, D.: Reference frame compression using embedded reconstruction patterns for H.264/AVC decoder. In: International Conference on Digital Telecommunications, pp. 168–173 (2008)

  12. Budagavi, M., Zhou, M.: Video coding using compressed reference frames. In: IEEE International Conference on Acoustics, Speech and Signal Processing, Las Vegas, NV, pp. 1165–1168 (2008)

  13. Gupte, A., Amrutur, B., Mehendale, M., Rao, A., Budagavi, M.: Memory bandwidth and power reduction using lossy reference frame compression in video encoding. IEEE Trans. Circuits Syst. Video Technol. 21(2), 225–230 (2011)

    Article  Google Scholar 

  14. Cheng, C.-C., Tseng, P.-C., Chen, L.-G.: Multimode embedded compression codec engine for power-aware video coding system. IEEE Trans. Circuits Syst. Video Technol. 19(2), 141–150 (2009)

    Article  Google Scholar 

  15. Ma, Z., Segall, A.: Frame buffer compression for low-power video coding. In: IEEE International Conference on Image Processing, pp. 757–760 (2011)

  16. Lee, S.-H., Chung, M.-K., Park, S.-M., Kyung, C.-M.: Lossless frame memory recompression for video codec preserving random accessibility of coding unit. IEEE Trans. Consum. Electron. 55(4), 2105–2113 (2009)

    Article  Google Scholar 

  17. Kim, J., Kyung, C.-M.: A lossless embedded compression using significant bit truncation for HD video coding. IEEE Trans. Circuits Syst. Video Technol. 20(6), 848–860 (2010)

    Article  Google Scholar 

  18. Bao, X., Zhou, D., Goto, S.: A lossless frame recompression scheme for reducing DRAM power in video encoding. In: IEEE International Symposium on Circuits and Systems, Paris, pp. 677–680 (2010)

  19. Zhou, D., et al.: A 530 Mpixels/s 4096×2160@60 FPS H.264/AVC high profile video decoder chip. IEEE J. Solid-State Circuits 46(4), 777–788 (2011)

    Article  Google Scholar 

  20. Kuo, H.-C., Lin, Y.-L.: A hybrid algorithm for effective lossless compression of video display frames. IEEE Trans. Multimed. 14(3), 500–509 (2012)

    Article  Google Scholar 

  21. Guo, L., Zhou, D., Goto, S.: Lossless embedded compression using multi-mode DPCM & averaging prediction for HEVC-like video codec. In: IEEE European Signal Processing Conference, Marrakech, Morocco, pp. 1–5 (2013)

  22. Zhou, D., Guo, L., Zhou, J., Goto, S.: Reducing power consumption of HEVC codec with lossless reference frame recompression. In IEEE International Conference on Image Processing, Paris (2014)

  23. Lee, Y.-H., Chen, C.-C., You, Y.-L.: Design of VLSI architecture of autocorrelation-based lossless recompression engine for memory-efficient video coding systems. Circuits Syst. Signal Process. 33(2), 459–482 (2014)

    Article  Google Scholar 

  24. Chen, Y.-G., Lee, Y.-H., Chen, C.-C.: An efficient Multi-Directional Lossless Recompression for video coding systems. In: IEEE International Symposium on Bioelectronics and Bioinformatics, Chung Li, Taiwan, pp. 1–4 (2014)

  25. Silveira, D., Povala, G., Amaral, L., Zatt, B., Agostini, L., Porto, M.: A new differential and lossless Reference Frame Variable-Length Coder: an approach for high definition video coders. In: IEEE International Conference on Image Processing, Paris, pp. 5641–5645 (2014)

  26. Bossen, F.: Common Test Conditions and Software Reference Configurations—JCTVC-H1100 (2012)

  27. Sullivan, G.J., Ohm, J.-R., Han, W.-J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649–1668 (2012)

    Article  Google Scholar 

  28. Xiph.Org Foundation. [Online]. https://www.xiph.org

  29. Micron: MT42L32M32D2AC-25: 1 Gb LPDDR2. [Online]. http://www.micron.com (2014)

  30. Micron: Technical Note: Calculating Memory System Power for LPDDR2. [Online]. http://www.micron.com (2014)

  31. Li, X., Chen, X., Xie, X., Li, G., Zhang, L., Zhang, C., Wang, Z.: A low power, fully pipelined JPEG-LS encoder for lossless image compression. In: IEEE International Conference on Multimedia and Expo (2007)

Download references

Acknowledgments

This work was partially financed by the National Council for Scientific and Technological Development (CNPq), Coordination of Improvement of Superior Education Staff (CAPES) and Research Support Foundation of Rio Grande do Sul (FAPERGS).

Author information

Authors and Affiliations

  1. Group of Architectures and Integrated Circuits – GACI, Federal University of Pelotas – UFPel, Pelotas, RS, Brazil

    Dieison Silveira, Guilherme Povala, Lívia Amaral, Bruno Zatt, Luciano Agostini & Marcelo Porto

  2. Institute of Informatics, Federal University of Rio Grande do Sul – UFRGS, Porto Alegre, RS, Brazil

    Dieison Silveira

Authors
  1. Dieison Silveira
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Guilherme Povala
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Lívia Amaral
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Bruno Zatt
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Luciano Agostini
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Marcelo Porto
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Dieison Silveira.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Silveira, D., Povala, G., Amaral, L. et al. Efficient reference frame compression scheme for video coding systems: algorithm and VLSI design. J Real-Time Image Proc 16, 391–411 (2019). https://doi.org/10.1007/s11554-015-0551-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-015-0551-1

Keywords

Search

Navigation