Skip to main content
Log in

Scan Cell Positioning for Boosting the Compression of Fan-Out Networks

  • Regular Paper
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Ensuring a high manufacturing test quality of an integrated electronic circuit mandates the application of a large volume test set. Even if the test data can be fit into the memory of an external tester, the consequent increase in test application time reflects into elevated production costs. Test data compression solutions have been proposed to address the test time and data volume problem by storing and delivering the test data in a compressed format, and subsequently by expanding the data on-chip. In this paper, we propose a scan cell positioning methodology that accompanies a compression technique in order to boost the compression ratio, and squash the test data even further. While we present the application of the proposed approach in conjunction with the fan-out based decompression architecture, this approach can be extended for application along with other compression solutions as well. The experimental results also confirm the compression enhancement of the proposed methodology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Lee K J, Chen J J, Huang C H. Using a single input to support, multiple scan chains. In Proc. International Conference on Computer-Aided Design, San Jose, CA, USA, November 8–12, 1998, pp.74–78.

  2. Hamzaoglu I, Patel J H. Reducing test application time for full scan embedded cores. In Proc. Fault Tolerant Computing Symposium, Madison, WI, USA, June 15–18, 1999, pp.260–267.

  3. Bayraktaroglu I, Orailoglu A. Test volume and application time reduction through scan chain concealment. In Proc. Design Automation Conference, Las Vegas, NV, USA, June 18–22, 2001, pp.151–155.

  4. Bayraktaroglu I, Orailoglu A. Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression. In Proc. VLSI Test Symposium, Napa Valley, CA, USA, April 27–May 1, 2003, pp.113–118.

  5. Rajski J, Kassab M, Mukherjee N, Tamarapalli N, Tyzser J, Qian J. Embedded deterministic test for low-cost manufacturing. IEEE Design and Test, September 2003, 20(5): 58–66.

    Article  Google Scholar 

  6. Shah M A, Patel J H. Enhancement of the Illinois scan architecture for use with multiple scan inputs. In Proc. Internation Symposium on VLSI, Honolulu, HW, USA, June 17–19, 2004, pp.167–172.

  7. Pandey A R, Patel J H. Reconfiguration technique for reducing test time and test data volume in Illinois scan architecture based designs. In Proc. VLSI Test Symposium, Monterey, CA, USA, April 28–May 2, 2002, pp.9–15.

  8. Samaranayake S, Gizdarski E, Sitchinava N, Neuveux F, Kapur R, Williams T W. A reconfigurable shared scan-in architecture. In Proc. VLSI Test Symposium, Napa Valley, CA, USA, April 27–May 1, 2003, pp.9–14.

  9. Sitchinava N, Samaranayake S, Kapur R, Gizdarski E, Neuveux F, Williams T W. Changing the scan enable during shift. In Proc. VLSI Test Symposium, Napa Valley, CA, USA, April 25–29, 2004, pp.73–78.

  10. Mitra S, Kim K S. XPAND: An e±cient test stimulus compression technique. IEEE Transactions on Computers, February 2006, 55(2): 163–173.

    Article  Google Scholar 

  11. Tang H, Reddy S M, Pomeranz I. On reducing test data volume and test application time for multiple scan chain designs. In Proc. International Test Conference, Charlotte, NC, USA, September 28–October 3, 2003, pp.1070–1088.

  12. Wang L T, Wen X, Furukawa H, Hsu F S, Lin S H, Tsai S W, Abdel-Hafiz K S, Wu S. VirtualScan: A new compressed scan technology for test cost reduction. In Proc. International Test Conference, Charlotte, NC, USA, October 26–28, 2004, pp.916–925.

  13. Touba N A. Survey of test vector compression techniques. IEEE Design and Test, April 2006, 23(4): 294–303.

    Article  Google Scholar 

  14. Lee H K, Ha D S. On the generation of test patterns for combinational circuits. Technical Report 12-93, Department of Electrical Eng., Virginia Polytechnic Institute and State University.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ozgur Sinanoglu.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sinanoglu, O., Al-Mulla, M., Shunaiber, N.A. et al. Scan Cell Positioning for Boosting the Compression of Fan-Out Networks. J. Comput. Sci. Technol. 24, 939–948 (2009). https://doi.org/10.1007/s11390-009-9268-6

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-009-9268-6

Keywords

Navigation