Skip to main content

Advertisement

Log in

Making Effective Decisions in Computer Architects’ Real-World: Lessons and Experiences with Godson-2 Processor Designs

  • Regular Paper
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Although the design of many kinds of microprocessors has been under developing for several decades, the computer architecture R&D community lacks well documented lessons and experiences about design decisions in the research literature. In this paper, we systematically present the design decisions we made during the designing and prototyping of Godson-2 series processors. The 250MHz Godson-2B, 450MHz Godson-2C, and 1GHz Godson-2E processors that implement 64-bit, four-issue, out-of-order architecture were taped out in 2003, 2004, and 2005, respectively. Each processor triples its predecessor in the SPEC CPU2000 rates. Our first-hand experiences and lessons gained from these designs would provide unique perspectives and insights that are not available in any existing text books and/or published papers. We summarize 10 critical lessons and experiences based on hundreds of our attempts at architectural and design optimizations for performance improvement of Godson-2 series processors. The issues include silicon-simulation correlation, design balancing, performance optimizing, and pico-architecture tuning. We conclude that persistent improvement, attitude towards work-on-silicon design, and insightful understanding of software and fabrication process are the three most important factors for designing a high performance processor with low energy consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Weiwu Hu, Zhimin Tang. Microarchitecture design of the Godson-1 processor. Chinese Journal of Computers, April 2003, 26(4): 385–396. (in Chinese)

    MathSciNet  Google Scholar 

  2. Weiwu Hu, Fuxin Zhang, Zusong Li. Microarchitecture of the Goodson-2 Processor. Journal of Computer Science and Technology, March 2005, 20(2): 243–249.

    Article  Google Scholar 

  3. Wei-Wu Hu, Ji-Ye Zhao, Shi-Qiang Zhong, Xu Yang, Elio Guidetti, Chris Wu. Implementing a 1GHz four-issue out-of-order execution microprocessor in astandard cell ASIC methodology. Journal of Computer Science and Technology, January 2007, 22(1): 1–14.

    Article  Google Scholar 

  4. Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, P Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proc. the 14th Int. Symp. High Performance Computer Architecture (HPCA’08), Salt Lake City, Utah, February 16–20, 2008.

  5. David A. Patterson, John L. Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 1996.

  6. Kenneth C Yeager. The MIPS R10000 superscalar microprocessor. IEEE Micro, April 1996, 16(2): 28–41.

    Article  Google Scholar 

  7. Zhang Fuxin. Performance analysis and optimizations of microprocessors [Dissertation]. Institute of Computing Technology, Chinese Academy of Sciences, 2005.

  8. Llcbench. http://icl.cs.utk.edu/projects/llcbench.

  9. Lin Wei. Improving performance of Linux memory management on Godson2 system [Thesis]. Institute of Computing Technology, Chinese Academy of Sciences, 2006.

  10. Shiwen Hu, Lizy K. John. Avoiding store misses to fully modified cache blocks. Technical Report: TR-030701-01, The University of Texas at Austin, July 2003.

  11. Huan Dandan. Research on high performance cache and memory system. [Dissertation] Institute of Computing Technology, Chinese Academy of Sciences, 2006.

  12. Allen D, Dhong S, Hofstee H, Leenstra J, Nowka K, Stasiak D, Wendel D. Custom circuit design as a driver of microprocessor performance. IBM Journal of Research and Development, November 2000, 44(6): 799–822.

    Article  Google Scholar 

  13. Eric Sprangle, Doug Carmean. Increase processor performance by implementing deeper pipelines. In Proc. the 29th Int. Symp. Computer Architecture, Anchorage, Alaska, May 25–29, 2002, pp.25–34.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Wei-Wu Hu.

Additional information

Supported by the National Natural Science Foundation of China (Grant Nos. 60673146, 60703017, 60736012 and 60603049), the National High Technology Development 863 Program of China (Grant Nos. 2006AA010201 and 2007AA01Z114), the National Grand Fundamental Research 973 Program of China (Grant Nos. 2005CB321601 and 2005CB321603), and Beijing Natural Science Foundation (Grant No. 4072024).

Electronic supplementary material

Below is the link to the electronic supplementary material.

(PDF 70.1 kb)

Rights and permissions

Reprints and permissions

About this article

Cite this article

Hu, WW., Wang, J. Making Effective Decisions in Computer Architects’ Real-World: Lessons and Experiences with Godson-2 Processor Designs. J. Comput. Sci. Technol. 23, 620–632 (2008). https://doi.org/10.1007/s11390-008-9158-3

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-008-9158-3

Keywords

Navigation