Skip to main content
SpringerLink
Log in

An Error Recoverable Structure Based on Complementary Logic and Alternating-Retry

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Modern VLSI circuits provide adequate on-chip resources. So that online testing and retry integrated into a chip are absolutely necessary for system-on-a-chip technology. This paper firstly proposes a general online testing plus retrying structure. Obviously, although retry can mask transient or intermittent faults, it is useless for handling permanent faults generally. To solve this problem, this paper presents a novel dual modular redundancy (DMR) structure using complementary logic—alternating-complementary logic (CL-ACL) switching mode. During error-free operation, the CL-ACL structure operates by complementary logic mode. After an error is detected, it retries by alternating logic mode. If all errors belong to single or multiple temporary 0/1-error or stuck-at-error produced by one module, then these errors can be corrected effectively. The results obtained from the simulation validate the correctness of the CL-ACL structure. Analytic results show that the delay of the CL-ACL structure is dramatically less than that of a DMR structure using alternating-complementary logic mode.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Gwennap L. Estimating IC manufacturing costs. Microprocessor Report, Aug., 1993, p.15.

  2. Castillo X, McConnel S R, Siewiorek D P. Derivation and calibration of a transient error reliability model. IEEE Trans. Computers, 1982, 31(7): 658–671.

    Google Scholar 

  3. Iyer I, Rossetti D. A measurement-based model for workload dependence of CPU errors. IEEE Trans. Computers, 1986, 35(6): 511–519.

    Google Scholar 

  4. Karri R, Nicolaidis M. Online VLSI testing. IEEE Design & Test of Computers, 1998, 15(4): 12–16.

    Google Scholar 

  5. Nicolaidis M. On-line testing for VLSI: State of the art and trends. Integration, the VLSI Journal, 1998, 26(1-2): 197–209.

    Article  MATH  Google Scholar 

  6. Electronic Design Automation Industry Council. EDA roadmap taskforce report — Design of microprocessors. Austin: Silicon Integration Initiative, Inc., 1999.

  7. Lala P K. Fault-Tolerant and Fault-Testable Hardware Design. NJ: Prentice-Hall, 1985.

    Google Scholar 

  8. Johnson B W. Design and Analysis of Fault Tolerant Digital Systems. Addison-Wesley, 1989.

  9. Giacelli M L. Fault handling on the IBM 4341 processor. In Proc. 11th Int. Symp. Fault-Tolerant Computing, Portland, Maine, 1981, pp.9–12.

  10. Webb C F, Liptay J S. A high-frequency custom CMOS S/390 microprocessors. IBM J. Research and Development, 1997, 41(4/5): 463–474.

    Google Scholar 

  11. Spainhower L, Gregg T A. G4: A fault-tolerant CMOS mainframe. In Proc. 28th Int. Symp. Fault-Tolerant Computing, Munich, 1998, pp.432–440.

  12. Pradhan D K. Fault-Tolerant Computer System Design. NJ: Prentice-Hall, 1996.

    Google Scholar 

  13. Li C-C J, Chen S-K, Fuchs W K, Hwu W-M W. Compiler-based multiple instruction retry. IEEE Trans. Computers, 1995, 44(1): 35–46.

    Google Scholar 

  14. Alewine N J, Chen S-K, Fuchs W K, Hwu W-M W. Compiler assisted multiple instruction rollback recovery using a read buffer. IEEE Trans. Computers, 1995, 44(9): 1096–1107.

    Article  Google Scholar 

  15. Chen S-K, Fuchs W K. Compiler-assisted multiple instruction word retry for VLIW architecture. IEEE Trans. Parallel and Distributed Systems, 2001, 12(12): 1293–1304.

    Google Scholar 

  16. Bruckert W F, Josephson R E. Designing reliability into the VAX 8600 systems. Digital Technical Journal of Digital Equipment Corporation, 1985, 1(1): 71–77.

    Google Scholar 

  17. Tamir Y, Tremblay M. High-performance fault-tolerant VLSI systems using micro rollback. IEEE Trans. Computers, 1990, 39(4): 548–554.

    Article  Google Scholar 

  18. Orailoĝlu A, Karri R. Automatic synthesis of self-recovering VLSI systems. IEEE Trans. Computers, 1996, 45(2): 131–142.

    Google Scholar 

  19. Chean M, Fortes J A B. The full-use-of-suitable-spares (FUSS) approach to hardware reconfiguration for fault-tolerant processor arrays. IEEE Trans. Computers, 1990, 39(4): 564–571.

    Article  Google Scholar 

  20. Jiang J H. Alternating-complementary locator and its use for error location in dual-modular redundancy with comparison structure. Journal of Computer Research and Development, 2001, 38(6): 754–764. (in Chinese)

    Google Scholar 

  21. Lo J C. Online current testing. IEEE Design and Test of Computers, 1998, 15(4): 49–56.

    Google Scholar 

  22. Lo J C, Daly J C, Nicolaidis M. A strongly code disjoint built-in current sensor for strongly fault secure static CMOS realizations. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 1995, 14(11): 1402–1407.

    Google Scholar 

  23. Guerra L M, Potkonjak M, Rabaey J M. Behavior-level synthesis of heterogeneous BISR recoverable ASICs. IEEE Trans. VLSI Systems, 1998, 6(1): 58–66.

    Google Scholar 

  24. Kim K, Karri R, Potkonjak M. Configurable space processors: A new approach to system-level fault tolerance. In Proc. Int. Workshop Defect and Fault Tolerance in VLSI Systems, Piscataway, 1996, pp.295–303.

  25. Orailoĝlu A. Microarchitectural synthesis of gracefully degradable, dynamically reconfigurable ASICs for multiple faults. In Proc. Int. Conf. Computer Design, Los Alamitos: IEEE Computer Society, 1996, pp.112–117.

  26. Hamilton S N, Orailoĝlu A. Efficient self-recovering ASIC design. IEEE Design and Test of Computers, 1998, Fall, pp.25–35.

    Google Scholar 

  27. Jiang J H, Min Y H, Peng C L. Fault-tolerant systems with concurrent error locating capability. Journal of Computer Science and Technology, 2003, 18(2): 190–200.

    MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Technology, Tongji University, Shanghai, 200092, P.R. China

    Jian-Hui Jiang

Authors
  1. Jian-Hui Jiang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jian-Hui Jiang.

Additional information

Supported by the National Natural Science Foundation of China under Grant No. 90207021.

Jian-Hui Jiang received his B.Eng., M.Eng. and D.Eng. degrees in 1985, 1988, and 1999, respectively. He is currently a professor of computer science and technology at Tongji University. He is serving as a member of the Editorial Board of the Journal of Circuits and Systems sponsored by Guangzhou Institute of Electronic Technology, Chinese Academy of Sciences. He is a member of Technical Committee on Fault-Tolerant Computing, China Computer Federation (CCF), and a member of Technical Committee on Embedded Systems and Single-Chip Microprocessor, Shanghai Computer Society. He has served on several program committees of national or international symposiums or workshops including IEEE WRTLT. He has coauthored two books and published more than 60 technical papers. His research interests include fault-tolerant computing, digital system design and testing, software reliability engineering, performance evaluation of computer systems, and distributed computing. He is a senior member of CCF.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jiang, JH. An Error Recoverable Structure Based on Complementary Logic and Alternating-Retry. J Comput Sci Technol 20, 885–894 (2005). https://doi.org/10.1007/s11390-005-0885-4

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-005-0885-4

Keywords

Search

Navigation