Skip to main content
SpringerLink
Log in

Micro-Task Processing in Heterogeneous Reconfigurable Systems

  • Special Section on Advanced Computer Systems Architecture
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

New reconfigurable computing architectures are introduced to overcome some of the limitations of conventional microprocessors and fine-grained reconfigurable devices (e.g., FPGAs). One of the new promising architectures are Configurable System-on-Chip (CSoC) solutions. They were designed to offer high computational performance for real-time signal processing and for a wide range of applications exhibiting high degrees of parallelism. The programming of such systems is an inherently challenging problem due to the lack of an programming model. This paper describes a novel heterogeneous system architecture for signal processing and data streaming applications. It offers high computational performance and a high degree of flexibility and adaptability by employing a micro Task Controller (mTC) unit in conjunction with programmable and configurable hardware. The hierarchically organized architecture provides a programming model, allows an efficient mapping of applications and is shown to be easy scalable to future VLSI technologies. Several mappings of commonly used digital signal processing algorithms for future telecommunication and multimedia systems and implementation results are given for a standard-cell ASIC design realization in 0.18 micron 6-layer UMC CMOS technology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Berezdivin R, Breinig R, Topp R. Next-generation wireless communication concepts and technologies. IEEE Communication Magazine, Mar. 2002, 40(3): 108–117.

    Article  Google Scholar 

  2. Lewis K. Information appliances, “Gadget Netopia”. IEEE Com., Jan. 1998, 31: 59–66.

    Google Scholar 

  3. Diefendorff K, Dubey P. How multimedia workloads will change processor design. IEEE Computer, Sept. 1997, 30(9): 43–45.

    Google Scholar 

  4. Wan M, Zhang H, George V et al. Design methodology of a low-energy reconfigurable single-chip DSP system. Journal of VLSI Signal Processing, May–Jun. 2001, 28(1–2): 47–61.

    Article  Google Scholar 

  5. Salefski B, Caglar L. Re-configurable computing in wireless. In 38th Design Automation Conference, Las Vegas, Jun. 2001, pp.178–183.

  6. Singh H, Lee M H, Lu G et al. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Computers, May 2000, 49(5): 465–481.

    Article  Google Scholar 

  7. Wallner S. A reconfigurable multi-threaded architecture model. In Eighth Asia-Pacific Computer Systems Architecture Conference (ACSAC 2003), Fukushima, Japan, Springer, LNCS 2823, Sept. 23–26, 2003, pp.193–207.

  8. Ernst R. Long pipelines in single-chip digital signal processors-concepts and case study. IEEE Transactions on Circuits and System, Jan. 1991, 38(1): .

  9. DeHon A, Wawrzynek J. Reconfigurable computing: What, why, and implications for design automation. In Proc. the Design Automation Conference, Jun. 21–25, 1999, pp.610–615.

  10. Wallner S. A configurable system-on-chip architecture for embedded devices. In Ninth Asia-Pacific Computer Systems Architecture Conference (ACSAC'2004), Beijing, China, Springer, LNCS 3189, Sept. 7–9, 2004, pp.58–71.

  11. Wallner S. Design methodology of a configurable system-on-chip architecture. In Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), Computer Society Press, Napa, CA, Apr. 20–23, 2004.

  12. Enzler R, Sailer T. Application Exploration Regarding a DPC Like Architecture. Technical Report, Electronics Lab, May 2000, Swiss Federal Institute of Technology (ETH), Zuerich.

  13. Eltawil A M, Daneshrad B. Interpolation based direct digital frequency synthesis for wireless communications. Conference Record of the 2002 IEEE Wireless Communications and Networking Conference (WCNC 2002), Vol. 1, Mar. 2002, pp.73–77.

  14. Plasma core: MIPS-I(TM) soft-core. www.opencores.org

  15. Kogge P. The architecture of pipelined computers. 1981, Hemisphere Publishing.

  16. Oppenheim A V, Schafer R W. Discrete-Time Signal Processing. 1999, Prentice-Hall.

  17. UMC. High performance standard cells design kit Rev. 2.2., 2001.

  18. Klar H. Design-compiler fundamentals reference manual. Synopsys Inc., 2002.

  19. Cadence Design Systems Inc. Silicon ensemble reference manual. 2001.

Download references

Author information

Authors and Affiliations

  1. Department of Distributed Systems, Technical University of Hamburg-Harburg, Schwarzenbergstrasse 95, D-21073, Hamburg, Germany

    Sebastian Wallner

Authors
  1. Sebastian Wallner
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sebastian Wallner.

Additional information

Sebastian Wallner received the Dipl.-Inform. (M.Sc.) degree in computer science from the University of Hamburg, Germany, in 2000. In 2000, he joined the Department of Computer Engineering VI at the Technical University Hamburg-Harburg (TUHH) where he is currently pursuing his Ph.D. degree. His research interests include reconfigurable computing, heterogeneous computing systems, parallel computing architectures and lightweight cryptographic algorithms as well as embedded security.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Wallner, S. Micro-Task Processing in Heterogeneous Reconfigurable Systems. J Comput Sci Technol 20, 624–634 (2005). https://doi.org/10.1007/s11390-005-0624-x

Download citation

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-005-0624-x

Keywords

Search

Navigation