Skip to main content
SpringerLink
Log in

Design and Analysis of Single-Bit Ternary Matched Filter

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

Matched filtering has found its way in many diverse applications such as communication, signal processing and more. The emphasis of this paper is on the design and analysis of a sigma-delta (ΣΔ) modulated ternary Matched Filter aimed at digital signal processing. The filter coefficients are made ternary {+ 1, − 1, 0} using the Ternary Quantizer. The performance of the new design is measured on the basis of Probability of error versus Signal-to-noise ratio and it was discovered that the performance curve of the single-bit designed Matched Filter is approximately in agreement with the theoretical SNR versus Probability of error curve and works satisfactorily satisfactorily like a multi-bit Matched Filter and as an extension, the functionality of the above mentioned design is also generated on Xilinx System Generator and is successfully synthesized, simulated and verified on FPGA.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

References

  1. Memon, T. D., Beckett, P., & Sadik, A. (2012). Sigma-delta modulation based digital filter design techniques in FPGA. ISRN Electronics, pp. 1–10.

  2. Thompson, A. C., O’Shea, P., Hussain, Z. M., & Steele, B. (2004). Efficient single-bit ternary digital filtering using sigma-delta modulator. IEEE Signal Processing Letters, 11(2), 164–166.

    Article  Google Scholar 

  3. Sadik, A., & Hussain, Z. M. (2007). Short word-length LMS filtering. In Proceedings of the 9th international symposium on signal processing and its applications (ISSPA ‘07), pp. 1–4.

  4. Bancroft, J. C. (2002). Introduction to matched filters. Resource document. CREWES. https://crewes.org/ForOurSponsors/ResearchReports/2002/2002-46.pdf. Accessed May 12 2016.

  5. Memon, T. D., Beckett, P., & Sadik, A. (2012). Power-area-performance characteristics of FPGA-based sigma-delta FIR filters. Journal of Signal Processing Systems, 70(3), 275–288.

    Article  Google Scholar 

  6. Thompson, A. C., Hussain, Z. M., & O’Shea, P. (2003). Performance of a new single-bit ternary filtering system. In Proceedings of ATNAC’03, Australia.

  7. Haykin, S. (2009). Communication systems. In B. Zobrist (Ed.), Baseband pulse transmission (pp. 247–253). New York: Wiley.

    Google Scholar 

  8. Hussain, Z. M., Sadik, A., & O’Shea, P. (2011). Digital signal processing: An introduction with MATLAB and applications. New York: Springer.

    MATH  Google Scholar 

  9. Pathan, A., & Memon, T. D. (2017). An optimised 3 × 3 shift and add multiplier on FPGA. In 14th IEEE international BHURBAN conference on applied sciences (IBCAST’17), Pakistan.

  10. Pathan, A., Memon, T. D., Keerio, S., & Kalwar, I. (2016). FPGA Based performance analysis of multiplier policies for FIR filter. In IEEE international conference on advances in electrical, electronic and system engineering, Putrajaya, Malaysia, pp. 17–20.

  11. Athar, S., Siddiqi, M. A., & Masud, S. (2012). Teaching and research in FPGA based digital signal processing in Xilinx system generator. In IEEE international conference on acoustics, speech and signal processing (ICASSP), Japan.

Download references

Acknowledgements

We would like to show our gratitude to Mehran University of Engineering and Technology (MUET), Jamshoro for providing us a platform and environment to be able to write and work on this significant topic.

Author information

Authors and Affiliations

  1. Department of Electronic Engineering, Institute of Information and Communication Technology, Mehran University of Engineering and Technology (MUET), Jamshoro, Sindh, Pakistan

    Abeer Chang, Tayab Din Memon, Imtiaz Hussain Kalwar & Bhawani Shankar Chowdhry

  2. College of Computer Science and Mathematics, University of Kufa, Kufa, Najaf, Iraq

    Zahir M. Hussain

  3. School of Engineering, Edith Cowan University, Joondalup, Australia

    Zahir M. Hussain

Authors
  1. Abeer Chang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Tayab Din Memon
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Zahir M. Hussain
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Imtiaz Hussain Kalwar
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Bhawani Shankar Chowdhry
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Abeer Chang.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Chang, A., Memon, T.D., Hussain, Z.M. et al. Design and Analysis of Single-Bit Ternary Matched Filter. Wireless Pers Commun 106, 1915–1929 (2019). https://doi.org/10.1007/s11277-018-5729-y

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-018-5729-y

Keywords

Search

Navigation